HomeSort by: relevance | last modified time | path
    Searched refs:UVD_SUVD_CGC_STATUS__SIT_HEVC_DEC_DCLK_MASK (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_sh_mask.h 528 #define UVD_SUVD_CGC_STATUS__SIT_HEVC_DEC_DCLK_MASK 0x00040000L
vcn_2_0_0_sh_mask.h 3285 #define UVD_SUVD_CGC_STATUS__SIT_HEVC_DEC_DCLK_MASK 0x00040000L
vcn_2_5_sh_mask.h 2159 #define UVD_SUVD_CGC_STATUS__SIT_HEVC_DEC_DCLK_MASK 0x00040000L

Completed in 32 milliseconds