OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
xsrc
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:UseMO
(Results
1 - 14
of
14
) sorted by relevancy
/src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
PPCVSXFMAMutate.cpp
285
MachineOperand &
UseMO
= *UI;
286
MachineInstr *UseMI =
UseMO
.getParent();
293
UseMO
.substVirtReg(KilledProdReg, KilledProdSubReg, *TRI);
/src/external/apache2/llvm/dist/llvm/lib/CodeGen/
MachineCombiner.cpp
249
MachineInstr *
UseMO
= RI->getParent();
251
if (
UseMO
&& BlockTrace.isDepInTrace(*Root, *
UseMO
)) {
253
NewRoot, NewRoot->findRegisterDefOperandIdx(MO.getReg()),
UseMO
,
254
UseMO
->findRegisterUseOperandIdx(MO.getReg()));
PeepholeOptimizer.cpp
503
for (MachineOperand &
UseMO
: MRI->use_nodbg_operands(SrcReg)) {
504
MachineInstr *UseMI =
UseMO
.getParent();
514
if (UseSrcSubIdx &&
UseMO
.getSubReg() != SubIdx)
541
Uses.push_back(&
UseMO
);
545
Uses.push_back(&
UseMO
);
549
ExtendedUses.push_back(&
UseMO
);
576
MachineOperand *
UseMO
= Uses[i];
577
MachineInstr *UseMI =
UseMO
->getParent();
597
UseMO
->setReg(NewVR);
MachineInstr.cpp
1101
MachineOperand &
UseMO
= getOperand(UseIdx);
1103
assert(
UseMO
.isUse() && "UseIdx must be a use operand");
1105
assert(!
UseMO
.isTied() && "Use is already tied to another def");
1108
UseMO
.TiedTo = DefIdx + 1;
1116
UseMO
.TiedTo = TiedMax;
1141
const MachineOperand &
UseMO
= getOperand(i);
1142
if (
UseMO
.isReg() &&
UseMO
.isUse() &&
UseMO
.TiedTo == OpIdx + 1)
TwoAddressInstructionPass.cpp
1670
MachineOperand &
UseMO
= MI.getOperand(i);
1671
Register SrcReg =
UseMO
.getReg();
1674
if (
UseMO
.isUndef())
1679
bool isKill =
UseMO
.isKill();
1684
UseMO
.setIsKill(false);
1693
.add(
UseMO
);
RegisterCoalescer.cpp
912
MachineOperand &
UseMO
= *UI;
914
if (
UseMO
.isUndef())
916
MachineInstr *UseMI =
UseMO
.getParent();
920
UseMO
.setReg(NewReg);
929
UseMO
.setIsKill(false);
931
UseMO
.substPhysReg(NewReg, *TRI);
933
UseMO
.setReg(NewReg);
1546
for (MachineOperand &
UseMO
: MRI->use_operands(SrcReg)) {
1547
MachineInstr *UseMI =
UseMO
.getParent();
1550
UseMO
.substPhysReg(DstReg, *TRI)
[
all
...]
TailDuplicator.cpp
220
MachineOperand &
UseMO
= *UI;
221
MachineInstr *UseMI =
UseMO
.getParent();
233
SSAUpdate.RewriteUse(
UseMO
);
/src/external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/
CombinerHelper.cpp
400
MachineIRBuilder &Builder, MachineInstr &DefMI, MachineOperand &
UseMO
,
402
MachineOperand &
UseMO
)>
404
MachineInstr &UseMI = *
UseMO
.getParent();
410
MachineOperand *PredBB = std::next(&
UseMO
);
418
Inserter(InsertBB, std::next(InsertPt),
UseMO
);
423
Inserter(InsertBB, InsertBB->getFirstNonPHI(),
UseMO
);
528
MachineOperand &
UseMO
) {
531
Observer.changingInstr(*
UseMO
.getParent());
532
UseMO
.setReg(PreviouslyEmitted->getOperand(0).getReg());
533
Observer.changedInstr(*
UseMO
.getParent())
[
all
...]
/src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86LoadValueInjectionLoadHardening.cpp
395
MachineOperand &
UseMO
= Use.Addr->getOp();
396
MachineInstr &UseMI = *
UseMO
.getParent();
397
assert(
UseMO
.isReg());
407
if (instrUsesRegToAccessMemory(UseMI,
UseMO
.getReg()) ||
409
instrUsesRegToBranch(UseMI,
UseMO
.getReg()))) {
/src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
SIPeepholeSDWA.cpp
270
for (MachineOperand &
UseMO
: MRI->use_nodbg_operands(Reg->getReg())) {
272
if (!isSameReg(
UseMO
, *Reg))
277
ResMO = &
UseMO
;
278
} else if (ResMO->getParent() !=
UseMO
.getParent()) {
SIInstrInfo.h
767
/// \p returns true if \p
UseMO
is substituted with \p DefMO in \p MI it would
770
const MachineOperand &
UseMO
,
772
assert(
UseMO
.getParent() == &MI);
773
int OpIdx = MI.getOperandNo(&
UseMO
);
SIFoldOperands.cpp
477
const MachineOperand &
UseMO
) {
478
if (
UseMO
.isUndef() || TII->isSDWA(MI))
490
//return !MI.hasRegisterImplicitUseOperand(
UseMO
.getReg());
/src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
HexagonInstrInfo.cpp
4241
const MachineOperand &
UseMO
= UseMI.getOperand(UseIdx);
4242
if (
UseMO
.isImplicit()) {
4243
for (MCSuperRegIterator SR(
UseMO
.getReg(), &HRI); SR.isValid(); ++SR) {
/src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/
RISCVISelLowering.cpp
6523
const MachineOperand &
UseMO
= MI.getOperand(UseOpIdx);
6524
MachineInstr *UseMI = MRI.getVRegDef(
UseMO
.getReg());
Completed in 67 milliseconds
Indexes created Tue Feb 24 08:35:24 UTC 2026