HomeSort by: relevance | last modified time | path
    Searched refs:UseOp (Results 1 - 8 of 8) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
PPCPreEmitPeephole.cpp 291 const MachineOperand *UseOp =
295 if (UseOp && UseOp->isReg() && UseOp->getReg() == Pair.DefReg &&
296 UseOp->isUse() && UseOp->isKill()) {
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/
MachineTraceMetrics.cpp 630 unsigned UseOp;
632 DataDep(const MachineInstr *DefMI, unsigned DefOp, unsigned UseOp)
633 : DefMI(DefMI), DefOp(DefOp), UseOp(UseOp) {}
636 DataDep(const MachineRegisterInfo *MRI, unsigned VirtReg, unsigned UseOp)
637 : UseOp(UseOp) {
804 .computeOperandLatency(Dep.DefMI, Dep.DefOp, &UseMI, Dep.UseOp);
960 Dep.UseOp);
1192 &PHI, Dep.UseOp);
    [all...]
ScheduleDAGInstrs.cpp 254 int UseOp = I->OpIdx;
257 if (UseOp < 0)
269 (UseMIDesc && UseOp >= ((int)UseMIDesc->getNumOperands()) &&
273 RegUse, UseOp));
274 ST.adjustSchedDependency(SU, OperIdx, UseSU, UseOp, Dep);
280 ST.adjustSchedDependency(SU, OperIdx, UseSU, UseOp, Dep);
ModuloSchedule.cpp 87 MachineOperand &UseOp = *UI;
88 MachineInstr *UseMI = UseOp.getParent();
1151 MachineOperand &UseOp = *UI;
1152 MachineInstr *UseMI = UseOp.getParent();
1189 UseOp.setReg(ReplaceReg);
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
SIFoldOperands.cpp 566 MachineOperand &UseOp = UseMI->getOperand(UseOpIdx);
567 if (!UseOp.getSubReg() && Def && TII->isFoldableCopy(*Def)) {
609 const MachineOperand &UseOp = UseMI->getOperand(UseOpIdx);
611 if (!isUseSafeToFold(TII, *UseMI, UseOp))
615 if (UseOp.isReg() && OpToFold.isReg()) {
616 if (UseOp.isImplicit() || UseOp.getSubReg() != AMDGPU::NoSubRegister)
895 UseOp.isImplicit() ||
915 if (UseOp.getSubReg() && AMDGPU::getRegBitWidth(FoldRC->getID()) == 64) {
916 Register UseReg = UseOp.getReg()
    [all...]
AMDGPUAsmPrinter.cpp 684 for (const MachineOperand &UseOp : MRI.reg_operands(Reg)) {
685 if (!UseOp.isImplicit() || !TII.isFLAT(*UseOp.getParent()))
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMBaseInstrInfo.cpp 5236 int UseOp = -1;
5248 UseOp = MI.findRegisterUseOperandIdx(Reg, false, TRI);
5253 UseOp = 3;
5261 if (UseOp != -1 && MI.getOperand(UseOp).readsReg())
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
DAGCombiner.cpp 10357 SDValue UseOp = User->getOperand(i);
10358 if (UseOp == N0)
10360 if (!isa<ConstantSDNode>(UseOp))

Completed in 51 milliseconds