HomeSort by: relevance | last modified time | path
    Searched refs:VLV_WM_LEVEL_DDR_DVFS (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/i915/display/
intel_display_types.h 687 VLV_WM_LEVEL_DDR_DVFS,
  /src/sys/external/bsd/drm2/dist/drm/i915/
intel_pm.c 1626 dev_priv->wm.pri_latency[VLV_WM_LEVEL_DDR_DVFS] = 33;
1628 dev_priv->wm.max_level = VLV_WM_LEVEL_DDR_DVFS;
1840 crtc_state->wm.vlv.raw[VLV_WM_LEVEL_DDR_DVFS].plane[plane_id]);
2173 if (is_disabling(old_wm->level, new_wm.level, VLV_WM_LEVEL_DDR_DVFS))
2190 if (is_enabling(old_wm->level, new_wm.level, VLV_WM_LEVEL_DDR_DVFS))
6092 wm->level = VLV_WM_LEVEL_DDR_DVFS;

Completed in 18 milliseconds