HomeSort by: relevance | last modified time | path
    Searched refs:WR2 (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/arch/luna68k/dev/
sioreg.h 75 #define WR2 0x02
82 #define WR2A WR2 /* on channel A */
83 #define WR2B WR2 /* on channel B */
  /src/sys/arch/evbppc/nintendo/dev/
avenc.c 60 #define WR2 avenc_write_2
163 WR2(avenc_tag, avenc_addr, AVENC_VOLUME, val);
211 WR2(tag, addr, 0x05, 0);
212 WR2(tag, addr, 0x08, 0);
220 WR2(tag, addr, 0x08, 0);
wiifb.c 160 #define WR2(sc, reg, val) \
710 WR2(sc, VI_DCR, VI_DCR_RST);
716 WR2(sc, VI_DCR, dcr);
728 WR2(sc, VI_VTR, 0x0f06);
735 WR2(sc, VI_DPV, 0x0000);
736 WR2(sc, VI_DPH, 0x0000);
739 WR2(sc, VI_VTR, 0x1e0c);
746 WR2(sc, VI_DPV, 0x0000);
747 WR2(sc, VI_DPH, 0x0000);
750 WR2(sc, VI_VTR, 0x11f5)
    [all...]
bwdsp.c 91 #define WR2(sc, reg, val) \
266 WR2(sc, sc->sc_dma_start_addr_h, phys_addr >> 16);
267 WR2(sc, sc->sc_dma_start_addr_l, phys_addr & 0xffff);
268 WR2(sc, sc->sc_dma_control_length,
271 WR2(sc, sc->sc_dma_control_length, 0);
  /src/sys/arch/luna68k/stand/boot/
sioreg.h 94 #define WR2 0x02
  /src/sys/arch/arm/ti/
ti_omapmusb.c 81 #define WR2(sc, reg, val) \
109 WR2(sc, MUSB2_REG_INTTX, inttx);
111 WR2(sc, MUSB2_REG_INTRX, intrx);
  /src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/Disassembler/
HexagonDisassembler.cpp 614 Hexagon::WR2, Hexagon::W3, Hexagon::WR3, Hexagon::W4, Hexagon::WR4,

Completed in 30 milliseconds