HomeSort by: relevance | last modified time | path
    Searched refs:XUSB_PADCTL_USB3_PAD_MUX_REG (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/arch/arm/nvidia/
tegra124_xusbpadreg.h 109 #define XUSB_PADCTL_USB3_PAD_MUX_REG 0x134
tegra210_xusbpad.c 65 #define XUSB_PADCTL_USB3_PAD_MUX_REG 0x28
369 SETCLR4(sc, XUSB_PADCTL_USB3_PAD_MUX_REG,
568 SETCLR4(sc, XUSB_PADCTL_USB3_PAD_MUX_REG,
622 XUSBPAD_LANE("sata-0", 0, XUSB_PADCTL_USB3_PAD_MUX_REG, __BITS(31,30),
tegra124_xusbpad.c 122 tegra_reg_set_clear(bst, bsh, XUSB_PADCTL_USB3_PAD_MUX_REG,

Completed in 44 milliseconds