HomeSort by: relevance | last modified time | path
    Searched refs:amdgpu_sriov_vf (Results 1 - 25 of 50) sorted by relevancy

1 2

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_athub_v1_0.c 73 if (amdgpu_sriov_vf(adev))
97 if (amdgpu_sriov_vf(adev))
amdgpu_vf_error.c 41 if (!amdgpu_sriov_vf(adev))
62 if ((NULL == adev) || (!amdgpu_sriov_vf(adev)) ||
amdgpu_psp.c 285 if (!amdgpu_sriov_vf(psp->adev) &&
296 pptr = amdgpu_sriov_vf(psp->adev) ? &tmr_buf : NULL;
348 if (amdgpu_sriov_vf(psp->adev))
385 if (amdgpu_sriov_vf(psp->adev))
644 if (amdgpu_sriov_vf(psp->adev))
681 if (amdgpu_sriov_vf(psp->adev))
703 if (amdgpu_sriov_vf(psp->adev))
742 if (amdgpu_sriov_vf(psp->adev))
769 if (amdgpu_sriov_vf(psp->adev))
818 if (amdgpu_sriov_vf(psp->adev)
    [all...]
amdgpu_athub_v2_0.c 77 if (amdgpu_sriov_vf(adev))
amdgpu_vega10_ih.c 58 if (amdgpu_sriov_vf(adev)) {
72 if (amdgpu_sriov_vf(adev)) {
88 if (amdgpu_sriov_vf(adev)) {
114 if (amdgpu_sriov_vf(adev)) {
133 if (amdgpu_sriov_vf(adev)) {
153 if (amdgpu_sriov_vf(adev)) {
245 if (amdgpu_sriov_vf(adev)) {
293 if (amdgpu_sriov_vf(adev)) {
320 if (amdgpu_sriov_vf(adev)) {
524 if (amdgpu_sriov_vf(adev)
    [all...]
amdgpu_nv.c 340 if (!amdgpu_sriov_vf(adev) && smu_baco_is_support(smu))
477 if (amdgpu_sriov_vf(adev))
488 !amdgpu_sriov_vf(adev))
490 if (adev->enable_virtual_display || amdgpu_sriov_vf(adev))
499 !amdgpu_sriov_vf(adev))
512 !amdgpu_sriov_vf(adev))
514 if (adev->enable_virtual_display || amdgpu_sriov_vf(adev))
523 !amdgpu_sriov_vf(adev))
740 if (amdgpu_sriov_vf(adev))
749 if (amdgpu_sriov_vf(adev))
    [all...]
amdgpu_soc15.c 703 if (amdgpu_sriov_vf(adev))
714 if (amdgpu_sriov_vf(adev)) {
734 if (!amdgpu_sriov_vf(adev))
739 if (adev->enable_virtual_display || amdgpu_sriov_vf(adev))
745 if (!(adev->asic_type == CHIP_VEGA20 && amdgpu_sriov_vf(adev))) {
759 if (adev->enable_virtual_display || amdgpu_sriov_vf(adev))
771 if (amdgpu_sriov_vf(adev)) {
781 if (adev->enable_virtual_display || amdgpu_sriov_vf(adev))
787 if (amdgpu_sriov_vf(adev)) {
793 if (!amdgpu_sriov_vf(adev)
    [all...]
amdgpu_ib.c 180 (amdgpu_sriov_vf(adev) && need_ctx_switch) ||
232 !amdgpu_sriov_vf(adev)) /* for SRIOV preemption, Preamble CE ib must be inserted anyway */
342 if (amdgpu_sriov_vf(adev)) {
amdgpu_gmc_v9_0.c 338 if (!amdgpu_sriov_vf(adev)) {
366 if (!amdgpu_sriov_vf(adev)) {
408 if (!amdgpu_sriov_vf(adev)) {
445 (!amdgpu_sriov_vf(adev)) &&
496 (amdgpu_sriov_runtime(adev) || !amdgpu_sriov_vf(adev)) &&
894 if (!amdgpu_sriov_vf(adev)) {
934 else if (!amdgpu_sriov_vf(adev))
1094 if (amdgpu_sriov_vf(adev))
1144 if (amdgpu_sriov_vf(adev))
1178 if (!amdgpu_sriov_vf(adev))
    [all...]
amdgpu_pm.c 171 if (amdgpu_sriov_vf(adev) && !amdgpu_sriov_is_pp_one_vf(adev))
207 if (amdgpu_sriov_vf(adev) && !amdgpu_sriov_is_pp_one_vf(adev))
311 if (amdgpu_sriov_vf(adev) && !amdgpu_sriov_is_pp_one_vf(adev))
351 if (amdgpu_sriov_vf(adev) && !amdgpu_sriov_is_pp_one_vf(adev))
480 if (amdgpu_sriov_vf(adev) && !amdgpu_sriov_is_pp_one_vf(adev))
519 if (amdgpu_sriov_vf(adev) && !amdgpu_sriov_is_pp_one_vf(adev))
539 if (amdgpu_sriov_vf(adev) && !amdgpu_sriov_is_pp_one_vf(adev))
597 if (amdgpu_sriov_vf(adev) && !amdgpu_sriov_is_pp_one_vf(adev))
639 if (amdgpu_sriov_vf(adev) && !amdgpu_sriov_is_pp_one_vf(adev))
744 if (amdgpu_sriov_vf(adev)
    [all...]
amdgpu_vi.c 284 if (amdgpu_sriov_vf(adev)) {
1332 if (amdgpu_sriov_vf(adev)) {
1344 if (amdgpu_sriov_vf(adev))
1354 if (amdgpu_sriov_vf(adev))
1388 if (amdgpu_sriov_vf(adev))
1639 if (amdgpu_sriov_vf(adev))
1687 if (amdgpu_sriov_vf(adev))
1743 if (amdgpu_sriov_vf(adev))
1765 if (adev->enable_virtual_display || amdgpu_sriov_vf(adev))
1773 if (!amdgpu_sriov_vf(adev))
    [all...]
amdgpu_gfxhub_v1_0.c 83 if (!amdgpu_sriov_vf(adev) || adev->asic_type <= CHIP_VEGA10) {
277 if (amdgpu_sriov_vf(adev) && adev->asic_type != CHIP_ARCTURUS) {
293 if (!amdgpu_sriov_vf(adev))
297 if (!amdgpu_sriov_vf(adev))
amdgpu_mmhub_v1_0.c 118 if (amdgpu_sriov_vf(adev))
166 if (amdgpu_sriov_vf(adev))
217 if (amdgpu_sriov_vf(adev))
301 if (amdgpu_sriov_vf(adev))
313 if (amdgpu_sriov_vf(adev)) {
357 if (!amdgpu_sriov_vf(adev)) {
376 if (amdgpu_sriov_vf(adev))
521 if (amdgpu_sriov_vf(adev))
546 if (amdgpu_sriov_vf(adev))
amdgpu_virt.c 186 if (!amdgpu_sriov_vf(adev) || adev->virt.mm_table.gpu_addr)
213 if (!amdgpu_sriov_vf(adev) || !adev->virt.mm_table.gpu_addr)
amdgpu_mmhub_v2_0.c 255 if (amdgpu_sriov_vf(adev)) {
427 if (amdgpu_sriov_vf(adev))
450 if (amdgpu_sriov_vf(adev))
amdgpu_device.c 947 if (amdgpu_sriov_vf(adev))
1025 if (amdgpu_sriov_vf(adev))
1834 if (amdgpu_sriov_vf(adev)) {
1841 if (amdgpu_sriov_vf(adev) || sched_policy == KFD_SCHED_POLICY_NO_HWS)
1896 (amdgpu_sriov_vf(adev) && (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_PSP)) ||
1968 if (!amdgpu_sriov_vf(adev) || adev->asic_type == CHIP_TONGA)
2024 if (amdgpu_mcbp || amdgpu_sriov_vf(adev)) {
2036 if (amdgpu_sriov_vf(adev))
2080 if (amdgpu_sriov_vf(adev))
2393 if (amdgpu_sriov_vf(adev)
    [all...]
amdgpu_ucode.c 580 amdgpu_sriov_vf(adev) ? AMDGPU_GEM_DOMAIN_VRAM : AMDGPU_GEM_DOMAIN_GTT,
587 } else if (amdgpu_sriov_vf(adev)) {
609 if (!amdgpu_sriov_vf(adev) && (adev->in_gpu_reset || adev->in_suspend))
616 if (amdgpu_sriov_vf(adev))
amdgpu_vcn_v2_5.c 102 if (amdgpu_sriov_vf(adev)) {
198 (amdgpu_sriov_vf(adev) ? 2*j : 8*j);
209 (amdgpu_sriov_vf(adev) ? (1 + i + 2*j) : (2 + i + 8*j));
218 if (amdgpu_sriov_vf(adev)) {
242 if (amdgpu_sriov_vf(adev))
267 if (amdgpu_sriov_vf(adev))
274 if (amdgpu_sriov_vf(adev)) {
1678 if (amdgpu_sriov_vf(adev))
1698 if (amdgpu_sriov_vf(adev))
amdgpu_vce_v4_0.c 420 if (amdgpu_sriov_vf(adev)) /* currently only VCN0 support SRIOV */
474 if (amdgpu_sriov_vf(adev)) {
528 if (amdgpu_sriov_vf(adev))
551 if (!amdgpu_sriov_vf(adev)) {
1023 if (!amdgpu_sriov_vf(adev)) {
amdgpu_amdkfd.c 71 bool vf = amdgpu_sriov_vf(adev);
412 if (amdgpu_sriov_vf(adev))
437 if (amdgpu_sriov_vf(adev))
amdgpu_sdma_v5_0.c 682 if (!amdgpu_sriov_vf(adev)) { /* only bare-metal use register write for wptr */
703 if (amdgpu_sriov_vf(adev))
730 if (!amdgpu_sriov_vf(adev)) {
751 if (amdgpu_sriov_vf(adev)) { /* bare-metal sequence doesn't need below to lines */
838 if (amdgpu_sriov_vf(adev)) {
1283 if (amdgpu_sriov_vf(adev))
1527 if (amdgpu_sriov_vf(adev))
1557 if (amdgpu_sriov_vf(adev))
amdgpu_uvd_v7_0.c 189 if (amdgpu_sriov_vf(adev))
399 if (amdgpu_sriov_vf(adev))
457 if (!amdgpu_sriov_vf(adev)) {
468 if (amdgpu_sriov_vf(adev)) {
534 if (amdgpu_sriov_vf(adev))
546 if (!amdgpu_sriov_vf(adev)) {
610 if (!amdgpu_sriov_vf(adev))
1575 if (!amdgpu_sriov_vf(adev))
amdgpu_gmc_v10_0.c 146 if (!amdgpu_sriov_vf(adev)) {
174 if (!amdgpu_sriov_vf(adev)) {
242 (!amdgpu_sriov_vf(adev)));
992 if (amdgpu_sriov_vf(adev)) {
amdgpu_virt.h 266 #define amdgpu_sriov_vf(adev) \ macro
soc15_common.h 75 #define AMDGPU_VIRT_SUPPORT_RLC_PRG_REG(a) (amdgpu_sriov_vf((a)) && !amdgpu_sriov_runtime((a)))

Completed in 154 milliseconds

1 2