/src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/subdev/bar/ |
nouveau_nvkm_subdev_bar_base.c | 57 /* Denies access to BAR2 when it's not initialised, used by INSTMEM 61 if (bar && bar->bar2) 62 return bar->func->bar2.vmm(bar); 70 if (bar && bar->bar2) { 71 bar->func->bar2.init(bar); 72 bar->func->bar2.wait(bar); 80 if (bar && bar->bar2) { 81 bar->func->bar2.fini(bar); 82 bar->bar2 = false; 90 if (bar && bar->subdev.oneinit && !bar->bar2 && bar->func->bar2.init) [all...] |
nouveau_nvkm_subdev_bar_g84.c | 56 .bar2.init = nv50_bar_bar2_init, 57 .bar2.fini = nv50_bar_bar2_fini, 58 .bar2.wait = nv50_bar_bar1_wait, 59 .bar2.vmm = nv50_bar_bar2_vmm,
|
nouveau_nvkm_subdev_bar_gm107.c | 59 .bar2.init = gf100_bar_bar2_init, 60 .bar2.fini = gf100_bar_bar2_fini, 61 .bar2.wait = gm107_bar_bar2_wait, 62 .bar2.vmm = gf100_bar_bar2_vmm,
|
nouveau_nvkm_subdev_bar_tu102.c | 92 .bar2.init = tu102_bar_bar2_init, 93 .bar2.fini = tu102_bar_bar2_fini, 94 .bar2.wait = tu102_bar_bar2_wait, 95 .bar2.vmm = gf100_bar_bar2_vmm,
|
nouveau_nvkm_subdev_bar_nv50.c | 96 nvkm_wr32(device, 0x00170c, 0x80000000 | bar->bar2->node->offset >> 4); 133 /* BAR2 */ 141 &bar2_lock, "bar2", &bar->bar2_vmm); 156 ret = nvkm_gpuobj_new(device, 24, 16, false, bar->mem, &bar->bar2); 160 nvkm_kmap(bar->bar2); 161 nvkm_wo32(bar->bar2, 0x00, 0x7fc00000); 162 nvkm_wo32(bar->bar2, 0x04, lower_32_bits(limit)); 163 nvkm_wo32(bar->bar2, 0x08, lower_32_bits(start)); 164 nvkm_wo32(bar->bar2, 0x0c, upper_32_bits(limit) << 24 | 166 nvkm_wo32(bar->bar2, 0x10, 0x00000000) [all...] |
nv50.h | 18 struct nvkm_gpuobj *bar2; member in struct:nv50_bar
|
priv.h | 22 } bar1, bar2; member in struct:nvkm_bar_func
|
nouveau_nvkm_subdev_bar_gf100.c | 108 (bar_nr == 3) ? "bar2" : "bar1", &bar_vm->vmm); 135 /* BAR2 */ 136 if (bar->base.func->bar2.init) { 189 .bar2.init = gf100_bar_bar2_init, 190 .bar2.fini = gf100_bar_bar2_fini, 191 .bar2.wait = gf100_bar_bar1_wait, 192 .bar2.vmm = gf100_bar_bar2_vmm,
|
/src/sys/external/bsd/drm2/dist/drm/nouveau/include/nvkm/subdev/ |
bar.h | 14 bool bar2; member in struct:nvkm_bar
|
/src/sys/external/bsd/drm2/dist/drm/nouveau/include/nvkm/core/ |
memory.h | 39 u64 (*bar2)(struct nvkm_memory *); member in struct:nvkm_memory_func 71 #define nvkm_memory_bar2(p) (p)->func->bar2(p)
|
/src/sys/dev/pci/ |
xmm7360.c | 507 volatile uint32_t *bar0, *bar2; member in struct:xmm_dev 592 if (xmm->bar2[BAR2_STATUS] != XMM_MODEM_READY) { 593 dev_err(xmm->dev, "bad status %x\n",xmm->bar2[BAR2_STATUS]); 656 xmm->bar2[BAR2_CONTROL] = xmm->cp_phys; 657 xmm->bar2[BAR2_CONTROLH] = xmm->cp_phys >> 32; 662 while (xmm->bar2[BAR2_MODE] == 0 && --timeout) 668 xmm->bar2[BAR2_BLANK0] = 0; 669 xmm->bar2[BAR2_BLANK1] = 0; 670 xmm->bar2[BAR2_BLANK2] = 0; 671 xmm->bar2[BAR2_BLANK3] = 0 [all...] |
/src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/subdev/instmem/ |
nouveau_nvkm_subdev_instmem_nv50.c | 45 /* Mappings that can be evicted when BAR2 space has been exhausted. */ 160 /* Attempt to allocate BAR2 address-space and map the object 397 .bar2 = nv50_instobj_bar2,
|