HomeSort by: relevance | last modified time | path
    Searched refs:bitsGT (Results 1 - 18 of 18) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
ValueTypes.h 249 bool bitsGT(EVT VT) const {
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMSelectionDAGInfo.cpp 105 if (Src.getValueType().bitsGT(MVT::i32))
ARMISelLowering.cpp 12076 unsigned ExtOp = VT.bitsGT(tmp.getValueType()) ? ISD::ANY_EXTEND : ISD::TRUNCATE;
  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86SelectionDAGInfo.cpp 138 if (AVT.bitsGT(MVT::i8)) {
X86FastISel.cpp 3628 if (DstVT.bitsGT(SrcVT))
X86ISelLowering.cpp 21946 if (Sign.getSimpleValueType().bitsGT(VT))
    [all...]
  /src/external/apache2/llvm/dist/llvm/include/llvm/Support/
MachineValueType.h 1066 bool bitsGT(MVT VT) const {
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
FastISel.cpp 397 } else if (IdxVT.bitsGT(PtrVT)) {
1783 if (DstVT.bitsGT(SrcVT))
SelectionDAG.cpp 1243 return VT.bitsGT(Op.getValueType())
1254 VT.bitsGT(Op.getValueType())
1263 return VT.bitsGT(Op.getValueType()) ?
1269 return VT.bitsGT(Op.getValueType()) ?
1275 return VT.bitsGT(Op.getValueType()) ?
4552 if (SVT.bitsGT(VT.getScalarType())) {
4914 assert(Operand.getValueType().bitsGT(VT) &&
4924 if (Operand.getOperand(0).getValueType().bitsGT(VT))
5239 if (V1.getValueType().bitsGT(SVT))
5241 if (V2.getValueType().bitsGT(SVT)
    [all...]
DAGCombiner.cpp 5215 if (!LoadedVT.bitsGT(ExtVT) || !ExtVT.isRound())
12029 if (N0.getOperand(0).getValueType().bitsGT(VT))
18401 ISD::LoadExtType ExtTy = ResultVT.bitsGT(VecEltVT) ?
18437 if (ResultVT.bitsGT(VecEltVT)) {
18709 if (!BCVT.isVector() || ExtVT.bitsGT(BCVT.getVectorElementType()))
22159 if (XType.bitsGT(AType)) {
22179 if (XType.bitsGT(AType)) {
TargetLowering.cpp 228 if (VT.bitsGT(LVT))
3847 if (Op0.getValueType().bitsGT(VT))
LegalizeVectorTypes.cpp 1599 if (EltVT.bitsGT(Elt.getValueType()))
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
R600ISelLowering.cpp 1591 return VT.bitsGT(MVT::i32) && Alignment >= Align(4);
1838 InVal = OpVT.bitsGT(InVal.getValueType()) ?
  /src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/
RISCVISelLowering.cpp 1744 if (SVT.isInteger() && SVT.bitsGT(XLenVT)) {
1853 if (IndexVT.getScalarType().bitsGT(XLenVT)) {
1905 unsigned RVVOpc = ContainerVT.bitsGT(Op.getSimpleValueType())
3777 if (VecVT.bitsGT(getLMUL1VT(VecVT))) {
3806 if (VecVT.bitsGT(InterSubVT))
3911 if (VecVT.bitsGT(getLMUL1VT(VecVT))) {
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/
CodeGenPrepare.cpp 6529 if (!LoadResultVT.bitsGT(TruncVT) || !TruncVT.isRound() ||
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64FastISel.cpp 4874 } else if (IdxVT.bitsGT(PtrVT))
AArch64ISelLowering.cpp 6733 else if (SrcVT.bitsGT(VT))
  /src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
PPCISelLowering.cpp 14764 if (Op1VT.bitsGT(mVT)) {

Completed in 232 milliseconds