HomeSort by: relevance | last modified time | path
    Searched refs:bstatus (Results 1 - 8 of 8) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/modules/hdcp/
amdgpu_hdcp1_execution.c 51 return (hdcp->auth.msg.hdcp1.bstatus & DP_BSTATUS_READY) ?
70 status = (hdcp->auth.msg.hdcp1.bstatus &
83 return (hdcp->auth.msg.hdcp1.bstatus &
92 return (hdcp->auth.msg.hdcp1.bstatus & DP_BSTATUS_REAUTH_REQ) ?
106 status = DRM_HDCP_MAX_CASCADE_EXCEEDED(hdcp->auth.msg.hdcp1.bstatus >> 8)
121 status = DRM_HDCP_MAX_DEVICE_EXCEEDED(hdcp->auth.msg.hdcp1.bstatus) ?
131 DRM_HDCP_NUM_DOWNSTREAM(hdcp->auth.msg.hdcp1.bstatus);
amdgpu_hdcp_ddc.c 265 (uint8_t *)&hdcp->auth.msg.hdcp1.bstatus,
269 (uint8_t *)&hdcp->auth.msg.hdcp1.bstatus,
270 sizeof(hdcp->auth.msg.hdcp1.bstatus));
hdcp.h 128 uint16_t bstatus; member in struct:mod_hdcp_message_hdcp1
amdgpu_hdcp_psp.c 267 is_dp_hdcp(hdcp) ? hdcp->auth.msg.hdcp1.binfo_dp : hdcp->auth.msg.hdcp1.bstatus;
  /src/sys/external/bsd/drm2/dist/drm/i915/display/
intel_hdcp.c 305 u8 *ksv_fifo, u8 num_downstream, u8 *bstatus)
326 * BSTATUS (HDMI), and M0 (which is added via HDCP_REP_CTL). This byte
380 * We need to write BINFO/BSTATUS, and M0 now. Depending on how many
389 bstatus[0] << 8 | bstatus[1]);
411 sha_text |= bstatus[0] << 16 | bstatus[1] << 8;
436 sha_text |= bstatus[0] << 24 | bstatus[1] << 16;
453 sha_text |= bstatus[0] << 24
526 u8 bstatus[2], num_downstream, *ksv_fifo; local in function:intel_hdcp_auth_downstream
    [all...]
intel_dp.c 6004 u8 *bstatus)
6009 * definition by different names. In the HDMI spec, it's called BSTATUS,
6013 bstatus, DRM_HDCP_BSTATUS_LEN);
6015 DRM_DEBUG_KMS("Read bstatus from DP/AUX failed (%zd)\n", ret);
6071 u8 bstatus; local in function:intel_dp_hdcp_read_ksv_ready
6073 &bstatus, 1);
6075 DRM_DEBUG_KMS("Read bstatus from DP/AUX failed (%zd)\n", ret);
6078 *ksv_ready = bstatus & DP_BSTATUS_READY;
6136 u8 bstatus; local in function:intel_dp_hdcp_check_link
6139 &bstatus, 1)
    [all...]
intel_display_types.h 260 * BSTATUS. To confuse matters further, DP has a BSTATUS register
277 * Reads BINFO from DP receivers and BSTATUS from HDMI receivers. The
279 * different. Call it BSTATUS since that's the name the HDMI spec
283 u8 *bstatus);
intel_hdmi.c 1368 u8 *bstatus)
1372 bstatus, DRM_HDCP_BSTATUS_LEN);
1374 DRM_DEBUG_KMS("Read bstatus over DDC failed (%d)\n", ret);

Completed in 23 milliseconds