HomeSort by: relevance | last modified time | path
    Searched refs:cache_op_r4k_line (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/arch/mips/mips/
cache_r10k.c 94 cache_op_r4k_line(va, CACHE_R4K_I|CACHEOP_R4K_INDEX_INV);
96 cache_op_r4k_line(va, CACHE_R4K_I|CACHEOP_R4K_INDEX_INV);
113 cache_op_r4k_line(va, CACHE_R4K_I|CACHEOP_R4K_HIT_INV);
145 cache_op_r4k_line(va, CACHE_R4K_I|CACHEOP_R4K_INDEX_INV);
147 cache_op_r4k_line(va, CACHE_R4K_I|CACHEOP_R4K_INDEX_INV);
166 cache_op_r4k_line(va, CACHE_R4K_D|CACHEOP_R4K_INDEX_WB_INV);
168 cache_op_r4k_line(va, CACHE_R4K_D|CACHEOP_R4K_INDEX_WB_INV);
181 cache_op_r4k_line(va, CACHE_R4K_D|CACHEOP_R4K_HIT_WB_INV);
204 cache_op_r4k_line(va, CACHE_R4K_D|CACHEOP_R4K_INDEX_WB_INV);
206 cache_op_r4k_line(va, CACHE_R4K_D|CACHEOP_R4K_INDEX_WB_INV)
    [all...]
cache_r5k.c 236 cache_op_r4k_line(va, CACHE_R4K_D|CACHEOP_R4K_HIT_WB_INV);
261 cache_op_r4k_line(va, CACHE_R4K_D|CACHEOP_R4K_HIT_WB_INV);
282 cache_op_r4k_line(va, CACHE_R4K_D|CACHEOP_R4K_HIT_WB);
283 cache_op_r4k_line(va, CACHE_R4K_D|CACHEOP_R4K_HIT_INV);
306 cache_op_r4k_line(va, CACHE_R4K_D|CACHEOP_R4K_HIT_INV);
336 cache_op_r4k_line(va, CACHE_R4K_D|CACHEOP_R4K_HIT_INV);
362 cache_op_r4k_line(va, CACHE_R4K_D|CACHEOP_R4K_HIT_WB);
392 cache_op_r4k_line(va, CACHE_R4K_D|CACHEOP_R4K_HIT_WB);
446 cache_op_r4k_line(va, CACHEOP_R5K_Page_Invalidate_S);
  /src/sys/arch/cobalt/stand/boot/
cache.c 60 cache_op_r4k_line(va, CACHE_R4K_D|CACHEOP_R4K_HIT_INV);
74 cache_op_r4k_line(va, CACHE_R4K_D|CACHEOP_R4K_HIT_WB);
88 cache_op_r4k_line(va, CACHE_R4K_D|CACHEOP_R4K_HIT_WB_INV);
  /src/sys/arch/mips/include/
cache_r4k.h 66 #define cache_op_r4k_line(va, op) \ macro

Completed in 50 milliseconds