HomeSort by: relevance | last modified time | path
    Searched refs:cfgPCIE_L1_PM_SUB_CNTL2 (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbio/
nbio_6_1_offset.h 162 #define cfgPCIE_L1_PM_SUB_CNTL2 0x037c
nbio_7_4_offset.h 162 #define cfgPCIE_L1_PM_SUB_CNTL2 0x037c

Completed in 31 milliseconds