HomeSort by: relevance | last modified time | path
    Searched refs:cfgPSWUSCFG0_PCIE_LTR_CAP (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbio/
nbio_6_1_offset.h 155 #define cfgPSWUSCFG0_PCIE_LTR_CAP 0x0324
nbio_7_4_offset.h 155 #define cfgPSWUSCFG0_PCIE_LTR_CAP 0x0324

Completed in 32 milliseconds