| /src/sys/external/bsd/drm2/dist/drm/vmwgfx/ |
| vmwgfx_gmr.c | 56 uint32_t cmd_size = define_size + remap_size; local in function:vmw_gmr2_bind
59 cmd_orig = cmd = VMW_FIFO_RESERVE(dev_priv, cmd_size);
104 BUG_ON(cmd != cmd_orig + cmd_size / sizeof(*cmd));
106 vmw_fifo_commit(dev_priv, cmd_size);
|
| vmwgfx_so.c | 59 * @cmd_size: Size of the SVGA3D define view command that we've copied from the
75 u32 cmd_size; /* Immutable */ member in struct:vmw_view
178 cmd = VMW_FIFO_RESERVE_DX(res->dev_priv, view->cmd_size, view->ctx->id);
184 memcpy(cmd, &view->cmd, view->cmd_size);
189 vmw_fifo_commit(res->dev_priv, view->cmd_size);
291 size_t size = offsetof(struct vmw_view, cmd) + view->cmd_size;
312 * @cmd_size: Size of the view create command in the command stream.
321 size_t cmd_size,
340 if (cmd_size != vmw_view_define_sizes[view_type] +
351 size = offsetof(struct vmw_view, cmd) + cmd_size;
[all...] |
| vmwgfx_binding.c | 751 size_t cmd_size, view_id_size; local in function:vmw_emit_set_sr
761 cmd_size = sizeof(*cmd) + view_id_size;
762 cmd = VMW_FIFO_RESERVE_DX(ctx->dev_priv, cmd_size, ctx->id);
773 vmw_fifo_commit(ctx->dev_priv, cmd_size);
792 size_t cmd_size, view_id_size; local in function:vmw_emit_set_rt
797 cmd_size = sizeof(*cmd) + view_id_size;
798 cmd = VMW_FIFO_RESERVE_DX(ctx->dev_priv, cmd_size, ctx->id);
812 vmw_fifo_commit(ctx->dev_priv, cmd_size);
873 size_t cmd_size, so_target_size; local in function:vmw_emit_set_so
881 cmd_size = sizeof(*cmd) + so_target_size
986 size_t cmd_size, set_vb_size; local in function:vmw_emit_set_vb
[all...] |
| vmwgfx_so.h | 145 size_t cmd_size,
|
| vmwgfx_surface.c | 266 SVGA3dSize *cmd_size; local in function:vmw_surface_define_encode
286 cmd_size = (SVGA3dSize *) cmd;
289 for (i = 0; i < srf->num_sizes; ++i, cmd_size++, src_size++) {
290 cmd_size->width = src_size->width;
291 cmd_size->height = src_size->height;
292 cmd_size->depth = src_size->depth;
|
| vmwgfx_kms.c | 71 u32 cmd_size = sizeof(*cmd) + image_size; local in function:vmw_cursor_update_image
76 cmd = VMW_FIFO_RESERVE(dev_priv, cmd_size);
91 vmw_fifo_commit_flush(dev_priv, cmd_size);
|
| /src/sys/dev/pci/ |
| viogpu.c | 439 viogpu_cmd_sync(struct viogpu_softc *sc, void *cmd, size_t cmd_size,
449 error = viogpu_cmd_req(sc, cmd, cmd_size, ret_size);
457 memcpy(ret, (char *)sc->sc_cmd + cmd_size, ret_size);
482 viogpu_cmd_req(struct viogpu_softc *sc, void *cmd, size_t cmd_size,
491 memcpy(sc->sc_cmd, cmd, cmd_size);
492 memset((char *)sc->sc_cmd + cmd_size, 0, ret_size);
495 printf("%s: [%zu -> %zu]: ", __func__, cmd_size, ret_size);
496 for (int i = 0; i < cmd_size; i++) {
514 bus_dmamap_sync(virtio_dmat(vsc), sc->sc_dma_map, 0, cmd_size,
516 virtio_enqueue_p(vsc, vq, slot, sc->sc_dma_map, 0, cmd_size, true)
[all...] |
| if_iwm.c | 5454 size_t cmd_size; local in function:iwm_config_umac_scan
5468 cmd_size = sizeof(*scan_config) + sc->sc_capa_n_scan_channels;
5470 scan_config = kmem_zalloc(cmd_size, KM_SLEEP);
5513 hcmd.len[0] = cmd_size;
5516 kmem_free(scan_config, cmd_size);
|
| /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
| amdgpu_psp.h | 365 uint64_t cmd_gpu_addr, int cmd_size);
|
| amdgpu_psp.c | 1696 uint64_t cmd_gpu_addr, int cmd_size)
1703 ucode.ucode_size = cmd_size;
|
| /src/sys/external/bsd/ena-com/ |
| ena_com.h | 876 * @cmd_size: the command size.
888 size_t cmd_size,
|
| ena_com.c | 1264 size_t cmd_size,
1271 comp_ctx = ena_com_submit_admin_cmd(admin_queue, cmd, cmd_size,
|
| /src/sys/external/bsd/drm2/dist/drm/virtio/ |
| virtgpu_vq.c | 154 int cmd_size, int resp_size,
159 vbuf = virtio_gpu_get_vbuf(vgdev, cmd_size,
|
