HomeSort by: relevance | last modified time | path
    Searched refs:cpu_id (Results 1 - 25 of 53) sorted by relevancy

1 2 3

  /src/sys/arch/macppc/macppc/
ipi_hammerhead.c 65 int cpu_id = target; local
77 cpu_id = cpu_number() ^ 1;
80 atomic_or_32(&cpu_info[cpu_id].ci_pending_ipis, mesg);
81 switch (cpu_id) {
  /src/sys/arch/evbmips/alchemy/
genericbd.c 80 const mips_prid_t cpu_id = mips_options.mips_cpu_id; local
86 if (cpus[i].id == MIPS_PRID_COPTS(cpu_id)) {
  /src/sys/arch/powerpc/pic/
ipi.c 60 int cpu_id = cpu_index(ci); local
84 aprint_normal("halting CPU %d\n", cpu_id);
85 kcpuset_set(csi->cpus_halted, cpu_id);
  /src/external/cddl/osnet/lib/libdtrace/
sched.d 36 processorid_t cpu_id; /* CPU identifier */
46 cpu_id = C->cpu_id;
54 cpu_id = D->disp_cpu == NULL ? -1 :
55 xlate <cpuinfo_t> (D->disp_cpu).cpu_id;
71 inline processorid_t cpu = curcpu->cpu_id;
  /src/external/lgpl2/userspace-rcu/dist/src/
compat-smp.h 70 long cpu_id; local
72 cpu_id = strtol(entry->d_name + 3, &endptr, 10);
73 if ((cpu_id < LONG_MAX) && (endptr != entry->d_name + 3)
75 if (cpu_id > max_cpuid)
76 max_cpuid = cpu_id;
  /src/sys/arch/alpha/alpha/
ipifuncs.c 152 alpha_send_ipi(u_long const cpu_id, u_long const ipimask)
155 KASSERT(cpu_id < hwrpb->rpb_pcs_cnt);
156 KASSERT(cpu_info[cpu_id] != NULL);
157 KASSERT(cpus_running & (1UL << cpu_id));
165 atomic_or_ulong(&cpu_info[cpu_id]->ci_ipis, ipimask);
177 alpha_pal_wripir(cpu_id);
189 const u_long cpu_id = cpu_number(); local
190 const u_long cpumask = cpus_running & ~(1UL << cpu_id);
224 const u_long cpu_id = ci->ci_cpuid; local
225 const u_long wait_mask = (1UL << cpu_id);
    [all...]
cpu.c 629 CTLFLAG_PERMANENT, CTLTYPE_LONG, "cpu_id",
786 cpu_pause_resume(u_long cpu_id, int pause)
788 u_long cpu_mask = (1UL << cpu_id);
792 alpha_send_ipi(cpu_id, ALPHA_IPI_PAUSE);
814 u_long cpu_id = cpu_number(); local
815 struct pcs *pcsp = LOCATE_PCS(hwrpb, cpu_id);
822 atomic_and_ulong(&cpus_running, ~(1UL << cpu_id));
823 atomic_and_ulong(&cpus_booted, ~(1U << cpu_id));
832 u_long cpu_id = cpu_number(); local
833 u_long cpumask = (1UL << cpu_id);
    [all...]
trap.c 190 u_long cpu_id = cpu_number(); local
218 printf("CPU %lu: %s %s trap:\n", cpu_id, isfatal ? "fatal" : "handled",
221 printf("CPU %lu trap entry = 0x%lx (%s)\n", cpu_id, entry,
223 printf("CPU %lu a0 = 0x%lx\n", cpu_id, a0);
224 printf("CPU %lu a1 = 0x%lx\n", cpu_id, a1);
225 printf("CPU %lu a2 = 0x%lx\n", cpu_id, a2);
226 printf("CPU %lu pc = 0x%lx\n", cpu_id,
228 printf("CPU %lu ra = 0x%lx\n", cpu_id,
230 printf("CPU %lu pv = 0x%lx\n", cpu_id,
232 printf("CPU %lu curlwp = %p\n", cpu_id, curlwp)
    [all...]
machdep.c 305 cpuid_t cpu_id; local
325 cpu_id = cpu_number();
328 ci->ci_cpuid = cpu_id;
337 cpu_info[cpu_id] = ci;
485 assert(hwrpb->rpb_primary_cpu_id == cpu_id);
1038 u_long cpu_id = cpu_number(); local
1068 cpu_id = cpu_number(); /* may have changed cpu */
1069 wait_mask = (1UL << cpu_id) | (1UL << hwrpb->rpb_primary_cpu_id);
1119 if (cpu_id != hwrpb->rpb_primary_cpu_id)
  /src/sys/arch/mips/cavium/
octeon_misc.c 90 octeon_cpu_model(mips_prid_t cpu_id)
105 * passhi = ((cpu_id >> 3) & 7) + '0';
106 * passlo = (cpu_id & 7) + '0';
111 printf("cpuid = 0x%x\n", cpu_id);
147 switch (MIPS_PRID_IMPL(cpu_id)) {
211 panic("IMPL 0x%02x not implemented", MIPS_PRID_IMPL(cpu_id));
  /src/sys/arch/mips/mips/
cache.c 193 const mips_prid_t cpu_id = mips_options.mips_cpu_id; local
196 if (MIPS_PRID_CID(cpu_id) == MIPS_PRID_CID_PREHISTORIC)
198 else if (MIPS_PRID_CID(cpu_id) == MIPS_PRID_CID_MICROSOFT)
202 if (MIPS_PRID_CID(cpu_id) != MIPS_PRID_CID_PREHISTORIC)
203 mips_config_cache_modern(cpu_id);
252 const mips_prid_t cpu_id = mips_options.mips_cpu_id; local
262 switch (MIPS_PRID_IMPL(cpu_id)) {
300 switch (MIPS_PRID_REV_MAJ(cpu_id)) {
402 if (MIPS_PRID_REV_MAJ(cpu_id) == 8)
554 if (MIPS_PRID_IMPL(cpu_id) == MIPS_R4600 &
872 const mips_prid_t cpu_id = mips_options.mips_cpu_id; local
989 const mips_prid_t cpu_id = mips_options.mips_cpu_id; local
    [all...]
mips_machdep.c 1147 * variable cpu_id, into which the kernel locore start code
1167 const mips_prid_t cpu_id = opts->mips_cpu_id; local
1170 if (MIPS_PRID_CID(cpu_id) != ct->cpu_cid ||
1171 MIPS_PRID_IMPL(cpu_id) != ct->cpu_pid)
1174 MIPS_PRID_REV(cpu_id) != ct->cpu_rev)
1177 MIPS_PRID_COPTS(cpu_id) != ct->cpu_copts)
1187 panic("CPU type (0x%x) not supported", cpu_id);
1190 if (MIPS_PRID_CID(cpu_id) != 0) {
1269 panic("Unknown CPU ISA for CPU type 0x%x", cpu_id);
1271 panic("Unknown number of TLBs for CPU type 0x%x", cpu_id);
1508 const mips_prid_t cpu_id = opts->mips_cpu_id; local
    [all...]
  /src/sys/arch/x86/include/
cpuvar.h 87 int cpu_id; member in struct:cpu_attach_args
mpconfig.h 67 uint32_t cpu_id; member in struct:mp_intr_map
  /src/external/gpl3/binutils/dist/gprofng/libcollector/
profile.c 71 uint32_t cpu_id; member in struct:ClockPacket
187 (int) offsetof (ClockPacket, cpu_id),
188 fld_sizeof (ClockPacket, cpu_id) == 4 ? "INT32" : "INT64");
280 pckt.cpu_id = CALL_UTIL (getcpuid)();
hwprofile.c 825 (int) offsetof (Hwcntr_packet, comm.cpu_id),
826 fld_sizeof (Hwcntr_packet, comm.cpu_id) == 4 ? "INT32" : "INT64");
851 (int) offsetof (MHwcntr_packet, comm.cpu_id),
852 fld_sizeof (MHwcntr_packet, comm.cpu_id) == 4 ? "INT32" : "INT64");
  /src/external/gpl3/binutils.old/dist/gprofng/libcollector/
profile.c 71 uint32_t cpu_id; member in struct:ClockPacket
187 (int) offsetof (ClockPacket, cpu_id),
188 fld_sizeof (ClockPacket, cpu_id) == 4 ? "INT32" : "INT64");
280 pckt.cpu_id = CALL_UTIL (getcpuid)();
hwprofile.c 825 (int) offsetof (Hwcntr_packet, comm.cpu_id),
826 fld_sizeof (Hwcntr_packet, comm.cpu_id) == 4 ? "INT32" : "INT64");
851 (int) offsetof (MHwcntr_packet, comm.cpu_id),
852 fld_sizeof (MHwcntr_packet, comm.cpu_id) == 4 ? "INT32" : "INT64");
  /src/external/cddl/osnet/sys/sys/
cpuvar.h 52 #define cpu_id cpuid macro
  /src/sys/arch/alpha/include/
pmap.h 348 const unsigned long cpu_id = cpu_number(); \
350 if ((pmap)->pm_percpu[cpu_id].pmc_needisync) { \
351 (pmap)->pm_percpu[cpu_id].pmc_needisync = 0; \
alpha_cpu.h 540 alpha_pal_wripir(unsigned long cpu_id)
542 register unsigned long a0 __asm("$16") = cpu_id;
  /src/external/cddl/osnet/dist/uts/common/sys/
cpuvar.h 82 processorid_t cpu_id; /* CPU number */ member in struct:cpu
569 * CPU_CURRENT indicates to thread_affinity_set to use CPU->cpu_id
709 extern int cpu_unbind(processorid_t cpu_id, boolean_t force);
710 extern void thread_affinity_set(kthread_t *t, int cpu_id);
712 extern void affinity_set(int cpu_id);
  /src/external/gpl3/binutils/dist/gprofng/src/
gp-gmon.cc 101 uint32_t cpu_id; member in struct:ClockPacket
175 pckt.cpu_id = 0;
471 (int) offsetof (ClockPacket, cpu_id),
472 fld_sizeof (ClockPacket, cpu_id) == 4 ? "INT32" : "INT64");
  /src/sys/arch/mips/cavium/dev/
octeon_dwctwo.c 137 const mips_prid_t cpu_id = mips_options.mips_cpu_id; local
143 switch (MIPS_PRID_IMPL(cpu_id)) {
  /src/sys/arch/x86/x86/
mpacpi.c 229 mpi->cpu_id = lapic_nmi->ProcessorId;
320 mpi->cpu_id = x2apic_nmi->Uid;
385 caa.cpu_id = lapic->ProcessorId;
404 caa.cpu_id = x2apic->Uid;
677 mpi->cpu_id = 0;
780 mpi->cpu_id = 0;

Completed in 36 milliseconds

1 2 3