HomeSort by: relevance | last modified time | path
    Searched refs:cur_min_clks_state (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/clk_mgr/dce112/
amdgpu_dce112_clk_mgr.c 103 clk_mgr_dce->cur_min_clks_state = DM_PP_CLOCKS_STATE_NOMINAL;
157 clk_mgr->cur_min_clks_state = DM_PP_CLOCKS_STATE_NOMINAL;
212 if ((level_change_req.power_level < clk_mgr_dce->cur_min_clks_state && safe_to_lower)
213 || level_change_req.power_level > clk_mgr_dce->cur_min_clks_state) {
215 clk_mgr_dce->cur_min_clks_state = level_change_req.power_level;
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/clk_mgr/dce100/
amdgpu_dce_clk_mgr.c 268 clk_mgr_dce->cur_min_clks_state = DM_PP_CLOCKS_STATE_NOMINAL;
414 if ((level_change_req.power_level < clk_mgr_dce->cur_min_clks_state && safe_to_lower)
415 || level_change_req.power_level > clk_mgr_dce->cur_min_clks_state) {
417 clk_mgr_dce->cur_min_clks_state = level_change_req.power_level;
466 clk_mgr->cur_min_clks_state = DM_PP_CLOCKS_STATE_INVALID;
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/clk_mgr/dce110/
amdgpu_dce110_clk_mgr.c 267 if ((level_change_req.power_level < clk_mgr_dce->cur_min_clks_state && safe_to_lower)
268 || level_change_req.power_level > clk_mgr_dce->cur_min_clks_state) {
270 clk_mgr_dce->cur_min_clks_state = level_change_req.power_level;
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce/
dce_clk_mgr.c 285 clk_mgr_dce->cur_min_clks_state = DM_PP_CLOCKS_STATE_NOMINAL;
319 clk_mgr_dce->cur_min_clks_state = DM_PP_CLOCKS_STATE_NOMINAL;
687 if ((level_change_req.power_level < clk_mgr_dce->cur_min_clks_state && safe_to_lower)
688 || level_change_req.power_level > clk_mgr_dce->cur_min_clks_state) {
690 clk_mgr_dce->cur_min_clks_state = level_change_req.power_level;
714 if ((level_change_req.power_level < clk_mgr_dce->cur_min_clks_state && safe_to_lower)
715 || level_change_req.power_level > clk_mgr_dce->cur_min_clks_state) {
717 clk_mgr_dce->cur_min_clks_state = level_change_req.power_level;
741 if ((level_change_req.power_level < clk_mgr_dce->cur_min_clks_state && safe_to_lower)
742 || level_change_req.power_level > clk_mgr_dce->cur_min_clks_state) {
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/hw/
clk_mgr_internal.h 264 enum dm_pp_clocks_state cur_min_clks_state; member in struct:clk_mgr_internal

Completed in 33 milliseconds