OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:dchub_ref_clock_inKhz
(Results
1 - 8
of
8
) sorted by relevancy
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/
core_types.h
194
unsigned int
dchub_ref_clock_inKhz
;
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
amdgpu_dcn10_hw_sequencer_debug.c
85
const uint32_t ref_clk_mhz = dc_ctx->dc->res_pool->ref_clocks.
dchub_ref_clock_inKhz
/ 1000;
123
const uint32_t ref_clk_mhz = dc_ctx->dc->res_pool->ref_clocks.
dchub_ref_clock_inKhz
/ 1000;
amdgpu_dcn10_hw_sequencer.c
81
const uint32_t ref_clk_mhz = dc_ctx->dc->res_pool->ref_clocks.
dchub_ref_clock_inKhz
/ 1000;
1293
&res_pool->ref_clocks.
dchub_ref_clock_inKhz
);
1298
res_pool->ref_clocks.
dchub_ref_clock_inKhz
=
2666
dc->res_pool->ref_clocks.
dchub_ref_clock_inKhz
/ 1000,
2699
dc->res_pool->ref_clocks.
dchub_ref_clock_inKhz
/ 1000,
2953
.ref_clk_khz = pipe_ctx->stream->ctx->dc->res_pool->ref_clocks.
dchub_ref_clock_inKhz
,
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/
amdgpu_dcn20_hwseq.c
1678
dc->res_pool->ref_clocks.
dchub_ref_clock_inKhz
/ 1000,
1691
dc->res_pool->ref_clocks.
dchub_ref_clock_inKhz
/ 1000,
amdgpu_dcn20_resource.c
1924
pipes[pipe_cnt].clks_cfg.refclk_mhz = dc->res_pool->ref_clocks.
dchub_ref_clock_inKhz
/ 1000.0;
2673
pipes[pipe_cnt].clks_cfg.refclk_mhz = dc->res_pool->ref_clocks.
dchub_ref_clock_inKhz
/ 1000.0;
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn21/
amdgpu_dcn21_resource.c
1064
pipes[pipe_cnt].clks_cfg.refclk_mhz = dc->res_pool->ref_clocks.
dchub_ref_clock_inKhz
/ 1000.0;
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/core/
amdgpu_dc_resource.c
188
* dccg_ref_clock_inKhz,
dchub_ref_clock_inKhz
193
res_pool->ref_clocks.
dchub_ref_clock_inKhz
=
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/calcs/
amdgpu_dcn_calcs.c
485
input.clks_cfg.refclk_mhz = dc->res_pool->ref_clocks.
dchub_ref_clock_inKhz
/ 1000.0;
Completed in 26 milliseconds
Indexes created Mon Sep 29 21:09:56 GMT 2025