HomeSort by: relevance | last modified time | path
    Searched refs:default_value (Results 1 - 11 of 11) sorted by relevancy

  /src/usr.sbin/memswitch/
memswitch.h 67 union value default_value; member in struct:property
memswitch.c 328 = properties[i].default_value;
  /src/sys/arch/powerpc/booke/
e500_autoconf.c 95 const struct e500_truthtab *tab, size_t ntab, u_int default_value)
111 return default_value;
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/
vega20_ppt.h 166 int32_t default_value; member in struct:vega20_od8_single_setting
amdgpu_vega20_ppt.c 1533 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FMIN].default_value =
1535 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FMAX].default_value =
1562 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].default_value =
1564 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ2].default_value =
1566 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ3].default_value =
1570 &od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE1].default_value,
1573 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE1].default_value = 0;
1575 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE1].default_value
1578 &od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE2].default_value,
1581 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE2].default_value = 0
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
amdgpu_vega20_hwmgr.c 1242 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FMIN].default_value =
1244 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FMAX].default_value =
1247 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FMIN].default_value =
1249 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FMAX].default_value =
1255 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].default_value =
1259 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ3].default_value =
1263 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ2].default_value =
1267 &(od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE1].default_value),
1270 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE1].default_value = 0);
1271 od_table->GfxclkVolt1 = od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE1].default_value
    [all...]
vega20_hwmgr.h 430 int32_t default_value; member in struct:vega20_od8_single_setting
  /src/sys/external/bsd/drm2/dist/drm/i915/display/
intel_sdvo_regs.h 573 u8 default_value; member in struct:sdvo_max_backlight_reply
640 u16 default_value; member in struct:intel_sdvo_enhancement_limits_reply
  /src/sys/dev/ic/
ac97.c 276 int32_t default_value; member in struct:ac97_source_info
986 if (si->default_value >= 0)
987 ac97_write(as, si->reg, si->default_value);
991 if (si->default_value >= 0)
992 ac97_write(as, si->reg, si->default_value);
  /src/sys/sys/
videoio.h 2646 int32_t default_value; member in struct:v4l2_queryctrl
2659 int64_t default_value; member in struct:v4l2_query_ext_ctrl
3191 int32_t default_value; member in struct:v4l2_event_ctrl
  /src/sys/dev/
video.c 587 query->default_value = desc.def;

Completed in 28 milliseconds