HomeSort by: relevance | last modified time | path
    Searched refs:divideCeil (Results 1 - 14 of 14) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/include/llvm/DebugInfo/MSF/
MSFCommon.h 109 return divideCeil(NumBytes, BlockSize);
140 return divideCeil(NumBlocks - FpmNumber, BlockSize);
145 return divideCeil(NumBlocks, 8 * BlockSize);
  /src/external/apache2/llvm/dist/llvm/lib/DebugInfo/MSF/
MSFCommon.cpp 79 FL.Length = divideCeil(Msf.SB->NumBlocks, 8);
  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86CmovConversion.cpp 372 divideCeil(TrueOpDepth * 3 + FalseOpDepth, 4),
373 divideCeil(FalseOpDepth * 3 + TrueOpDepth, 4));
X86TargetTransformInfo.cpp 3334 const int MaxLegalOpSizeBytes = divideCeil(LT.second.getSizeInBits(), 8);
4219 int NumConstants = divideCeil(BitSize, 64);
  /src/external/apache2/llvm/dist/llvm/lib/Support/
FoldingSet.cpp 90 unsigned NumInserts = 1 + divideCeil(Size, 4);
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/Utils/
AMDGPUBaseInfo.cpp 165 AddrWords += divideCeil(AddrComponents, 2);
573 return divideCeil(getWavesPerWorkGroup(STI, FlatWorkGroupSize),
588 return divideCeil(FlatWorkGroupSize, getWavefrontSize(STI));
  /src/external/apache2/llvm/dist/llvm/include/llvm/Support/
MathExtras.h 742 inline uint64_t divideCeil(uint64_t Numerator, uint64_t Denominator) {
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
R600ControlFlowFinalizer.cpp 132 unsigned CurrentStackSize = CurrentEntries + divideCeil(CurrentSubEntries, 4);
  /src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/
SystemZTargetTransformInfo.cpp 1174 unsigned NumDstVecs = divideCeil(VF * getScalarSizeInBits(VecTy), 128U);
  /src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
BasicTTIImpl.h 1178 unsigned NumLegalInsts = divideCeil(VecTySize, VecTyLTSize);
1182 unsigned NumEltsPerLegalInst = divideCeil(NumElts, NumLegalInsts);
  /src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
MipsISelLowering.cpp 125 return divideCeil(VT.getSizeInBits(), Subtarget.isABI_O32() ? 32 : 64);
138 : divideCeil(VT.getSizeInBits(), RegisterVT.getSizeInBits());
  /src/external/apache2/llvm/dist/llvm/lib/Transforms/Vectorize/
LoopVectorize.cpp 6018 int64_t RTCostA = CostA * divideCeil(MaxTripCount, A.Width.getFixedValue());
6019 int64_t RTCostB = CostB * divideCeil(MaxTripCount, B.Width.getFixedValue());
  /src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/
RISCVISelLowering.cpp 1192 unsigned LMul = divideCeil(VT.getSizeInBits(), MinVLen);
1235 divideCeil(VT.getVectorNumElements(), MinVLen / RISCV::RVVBitsPerBlock);
1383 divideCeil(NumElts, NumViaIntegerBits));
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMBaseInstrInfo.cpp 2183 return divideCeil(NumInsts, MaxInsts) * 2;

Completed in 66 milliseconds