HomeSort by: relevance | last modified time | path
    Searched refs:dlg_vblank_end (Results 1 - 11 of 11) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn21/
amdgpu_dcn21_hubp.c 461 DLG_V_BLANK_END, &dlg_attr.dlg_vblank_end);
475 if (dlg_attr.dlg_vblank_end != dml_dlg_attr->dlg_vblank_end)
477 dml_dlg_attr->dlg_vblank_end, dlg_attr.dlg_vblank_end);
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/
amdgpu_display_rq_dlg_helpers.c 207 "DML_RQ_DLG_CALC: dlg_vblank_end = 0x%0x\n",
208 dlg_regs.dlg_vblank_end);
display_mode_structs.h 421 unsigned int dlg_vblank_end; member in struct:_vcs_dpi_display_dlg_regs_st
amdgpu_dml1_display_rq_dlg_calc.c 1147 disp_dlg_regs->dlg_vblank_end = interlaced ? (vblank_end / 2) : vblank_end; /* 15 bits */
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/
amdgpu_dcn20_hubp.c 94 DLG_V_BLANK_END, dlg_attr->dlg_vblank_end);
1069 DLG_V_BLANK_END, &dlg_attr->dlg_vblank_end);
1363 DLG_V_BLANK_END, &dlg_attr.dlg_vblank_end);
1377 if (dlg_attr.dlg_vblank_end != dml_dlg_attr->dlg_vblank_end)
1379 dml_dlg_attr->dlg_vblank_end, dlg_attr.dlg_vblank_end);
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
amdgpu_dcn10_hw_sequencer_debug.c 265 pool->hubps[i]->inst, dlg_regs->refcyc_h_blank_end, dlg_regs->dlg_vblank_end, dlg_regs->min_dst_y_next_start,
amdgpu_dcn10_hubp.c 589 DLG_V_BLANK_END, dlg_attr->dlg_vblank_end);
877 DLG_V_BLANK_END, &dlg_attr->dlg_vblank_end);
amdgpu_dcn10_hw_sequencer.c 232 pool->hubps[i]->inst, dlg_regs->refcyc_h_blank_end, dlg_regs->dlg_vblank_end, dlg_regs->min_dst_y_next_start,
1727 "dlg_vblank_end: %d, \n"
1743 pipe_ctx->dlg_regs.dlg_vblank_end,
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/dcn20/
amdgpu_display_rq_dlg_calc_20.c 925 disp_dlg_regs->dlg_vblank_end = interlaced ? (vblank_end / 2) : vblank_end; // 15 bits
amdgpu_display_rq_dlg_calc_20v2.c 925 disp_dlg_regs->dlg_vblank_end = interlaced ? (vblank_end / 2) : vblank_end; // 15 bits
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/dcn21/
amdgpu_display_rq_dlg_calc_21.c 971 disp_dlg_regs->dlg_vblank_end = interlaced ? (vblank_end / 2) : vblank_end; // 15 bits

Completed in 24 milliseconds