HomeSort by: relevance | last modified time | path
    Searched refs:dstate (Results 1 - 6 of 6) sorted by relevancy

  /src/sys/arch/sparc64/dev/
viovar.h 98 uint8_t dstate; member in struct:vio_dring_hdr
vdsk.c 775 while (sc->sc_vd->vd_desc[cons].hdr.dstate == VIO_DESC_DONE) {
947 vd->vd_desc[i].hdr.dstate = VIO_DESC_FREE;
1153 if (sc->sc_vd->vd_desc[desc].hdr.dstate == VIO_DESC_DONE)
1158 if (sc->sc_vd->vd_desc[desc].hdr.dstate == VIO_DESC_DONE) {
1275 sc->sc_vd->vd_desc[desc].hdr.dstate = VIO_DESC_READY;
1324 sc->sc_vd->vd_desc[desc].hdr.dstate = VIO_DESC_FREE;
vnet.c 870 if (desc.hdr.dstate != VIO_DESC_READY)
903 desc.hdr.dstate = VIO_DESC_DONE;
936 while (sc->sc_vd->vd_desc[cons].hdr.dstate == VIO_DESC_DONE) {
943 sc->sc_vd->vd_desc[cons].hdr.dstate = VIO_DESC_FREE;
995 sc->sc_vd->vd_desc[i].hdr.dstate = VIO_DESC_FREE;
1183 while (sc->sc_vd->vd_desc[prod].hdr.dstate == VIO_DESC_FREE) {
1229 sc->sc_vd->vd_desc[prod].hdr.dstate = VIO_DESC_READY;
1581 vd->vd_desc[i].hdr.dstate = VIO_DESC_FREE;
  /src/sys/external/bsd/drm2/dist/drm/nouveau/include/nvkm/subdev/
clk.h 110 int dstate; /* display adjustment (min+) */ member in struct:nvkm_clk
  /src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/subdev/clk/
nouveau_nvkm_subdev_clk_base.c 319 clk->astate, clk->temp, clk->dstate);
325 pstate = max(pstate, clk->dstate);
585 if (!rel) clk->dstate = req;
586 if ( rel) clk->dstate += rel;
587 clk->dstate = min(clk->dstate, clk->state_nr - 1);
588 clk->dstate = max(clk->dstate, 0);
649 clk->dstate = 0;
  /src/sys/external/bsd/drm2/dist/drm/i915/
intel_pm.c 7128 u32 dstate = I915_READ(D_STATE); local
7130 dstate |= DSTATE_PLL_D3_OFF | DSTATE_GFX_CLOCK_GATING |
7132 I915_WRITE(D_STATE, dstate);

Completed in 25 milliseconds