HomeSort by: relevance | last modified time | path
    Searched refs:fbc_en (Results 1 - 6 of 6) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/i915/
intel_pm.c 973 (wm->fbc_en ? DSPFW_FBC_SR_EN : 0) |
1419 wm_state->fbc_en = level > G4X_WM_LEVEL_NORMAL;
1423 wm_state->fbc_en = false;
1426 wm_state->fbc_en = false;
1455 intermediate->fbc_en = optimal->fbc_en && active->fbc_en;
1492 intermediate->fbc_en && intermediate->cxsr);
1494 intermediate->fbc_en && intermediate->hpll_en);
1515 wm->fbc_en = true
    [all...]
i915_drv.h 790 bool fbc_en; member in struct:g4x_wm_values
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/
dce_calcs.h 365 bool fbc_en[maximum_number_of_surfaces]; member in struct:bw_calcs_data
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/calcs/
amdgpu_dce_calcs.c 337 if ((data->fbc_en[i] == 1 && (dceip->argb_compression_support || data->d0_underlay_mode != bw_def_blended))) {
345 if (data->fbc_en[i] == 1) {
579 if (data->enable[i] && data->fbc_en[i] == 1 && (bw_equ(data->rotation_angle[i], bw_int_to_fixed(90)) || bw_equ(data->rotation_angle[i], bw_int_to_fixed(270)) || data->stereo_mode[i] != bw_def_mono || data->bytes_per_pixel[i] != 4)) {
877 if (data->fbc_en[i] == 1) {
905 if (data->fbc_en[i] == 1) {
2799 data->fbc_en[num_displays + 4] = false;
2855 data->fbc_en[num_displays * 2 + j] = false;
2897 data->fbc_en[num_displays + 4] = false;
calcs_logger.h 385 DC_LOG_BANDWIDTH_CALCS(" [bool] fbc_en[%d]:%d\n", i, data->fbc_en[i]);
  /src/sys/external/bsd/drm2/dist/drm/i915/display/
intel_display_types.h 715 bool fbc_en; member in struct:g4x_wm_state

Completed in 51 milliseconds