| /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dsc/ |
| rc_calc.h | 42 int first_line_bpg_offset; member in struct:rc_params
|
| amdgpu_rc_calc_dpi.c | 58 to->first_line_bpg_offset = from->first_line_bpg_offset;
87 dsc_cfg->first_line_bpg_offset = rc->first_line_bpg_offset;
|
| amdgpu_rc_calc.c | 195 rc->first_line_bpg_offset = median3(0, (12 + (int) (0.09 * min(34, slice_height - 8))), (int)((3 * bpc * 3) - (3 * bpp_group)));
200 rc->first_line_bpg_offset = median3(0, (12 + (int) (0.09 * min(34, slice_height - 8))), (int)((3 * bpc * 4) - (3 * bpp_group)));
206 rc->first_line_bpg_offset = median3(0, (12 + (int) (0.09 * min(34, slice_height - 8))), (int)(((3 * bpc + (cm == CM_444 ? 0 : 2)) * 3) - (3 * bpp_group)));
|
| /src/sys/external/bsd/drm2/dist/drm/ |
| drm_dsc.c | 170 pps_payload->first_line_bpg_offset =
171 dsc_cfg->first_line_bpg_offset;
338 vdsc_cfg->nfl_bpg_offset = DIV_ROUND_UP((vdsc_cfg->first_line_bpg_offset << 11),
380 groups_per_line * vdsc_cfg->first_line_bpg_offset;
|
| /src/sys/external/bsd/drm2/dist/include/drm/ |
| drm_dsc.h | 166 * @first_line_bpg_offset:
170 u8 first_line_bpg_offset; member in struct:drm_dsc_config
424 * @first_line_bpg_offset:
429 u8 first_line_bpg_offset; member in struct:drm_dsc_picture_parameter_set
|
| /src/sys/external/bsd/drm2/dist/drm/i915/display/ |
| intel_vdsc.c | 47 u8 first_line_bpg_offset; member in struct:rc_parameters
431 vdsc_cfg->first_line_bpg_offset = rc_params->first_line_bpg_offset;
644 DSC_FIRST_LINE_BPG_OFFSET(vdsc_cfg->first_line_bpg_offset) |
|
| /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/ |
| amdgpu_dcn20_dsc.c | 303 DC_LOG_DSC("\tfirst_line_bpg_offset %d", pps->first_line_bpg_offset);
617 FIRST_LINE_BPG_OFFSET, reg_vals->pps.first_line_bpg_offset,
|
