HomeSort by: relevance | last modified time | path
    Searched refs:fp_control (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/nouveau/dispnv04/
nouveau_dispnv04_dfp.c 113 crtcstate[head].fp_control = FP_TG_CONTROL_OFF;
127 fpc = &nv04_display(dev)->mode_reg.crtc_reg[nv_crtc->index].fp_control;
131 * fp_control==OFF) is (at present) *only* true when
142 fpc = &nv04_display(dev)->mode_reg.crtc_reg[nv_crtc->index].fp_control;
327 regp->fp_control = NV_PRAMDAC_FP_TG_CONTROL_DISPEN_POS |
328 (savep->fp_control & (1 << 26 | NV_PRAMDAC_FP_TG_CONTROL_READ_PROG));
332 regp->fp_control |= NV_PRAMDAC_FP_TG_CONTROL_VSYNC_POS;
334 regp->fp_control |= NV_PRAMDAC_FP_TG_CONTROL_HSYNC_POS;
338 regp->fp_control |= NV_PRAMDAC_FP_TG_CONTROL_MODE_CENTER;
341 regp->fp_control |= NV_PRAMDAC_FP_TG_CONTROL_MODE_NATIVE
    [all...]
disp.h 57 uint32_t fp_control; member in struct:nv04_crtc_reg
nouveau_dispnv04_tvnv17.c 57 fp_control, test_ctrl, dacclk, ctv_14, ctv_1c, ctv_6c; local in function:nv42_tv_sample_load
75 fp_control = NVReadRAMDAC(dev, head, NV_PRAMDAC_FP_TG_CONTROL);
124 NVWriteRAMDAC(dev, head, NV_PRAMDAC_FP_TG_CONTROL, fp_control);
553 regs->fp_control = NV_PRAMDAC_FP_TG_CONTROL_DISPEN_POS |
558 regs->fp_control |= NV_PRAMDAC_FP_TG_CONTROL_VSYNC_POS;
560 regs->fp_control |= NV_PRAMDAC_FP_TG_CONTROL_HSYNC_POS;
nouveau_dispnv04_hw.c 483 regp->fp_control = NVReadRAMDAC(dev, head, NV_PRAMDAC_FP_TG_CONTROL);
561 NVWriteRAMDAC(dev, head, NV_PRAMDAC_FP_TG_CONTROL, regp->fp_control);

Completed in 56 milliseconds