HomeSort by: relevance | last modified time | path
    Searched refs:fxsave (Results 1 - 20 of 20) sorted by relevancy

  /src/sys/arch/amd64/include/
fpu.h 10 #define fxsave64 fxsave
reg.h 56 struct fxsave fxstate;
netbsd32_machdep.h 142 struct fxsave fxstate;
  /src/tests/sys/x86/
t_convert_xmm_s87.c 63 "converting between FSAVE/FXSAVE comparing to actual results");
69 struct fxsave fxsave, fxsave_conv; local in function:ATF_TC_BODY
77 atf_tc_skip("FXSAVE not supported");
87 "fxsave %5\n\t"
90 : "b"(ST_INPUTS), "c"(i), "m"(fsave), "m"(fxsave)
94 /* Self-assertion for working FSAVE/FXSAVE */
95 ATF_REQUIRE_EQ(fsave.s87_cw, fxsave.fx_cw);
96 ATF_REQUIRE_EQ(fsave.s87_sw, fxsave.fx_sw);
99 process_xmm_to_s87(&fxsave, &fsave_conv)
151 struct fxsave fxsave; local in function:ATF_TC_BODY
183 struct fxsave fxsave; local in function:ATF_TC_BODY
    [all...]
  /src/sys/arch/x86/include/
fpu.h 27 void process_xmm_to_s87(const struct fxsave *, struct save87 *);
28 void process_s87_to_xmm(const struct save87 *, struct fxsave *);
39 void process_write_fpregs_xmm(struct lwp *, const struct fxsave *);
42 void process_read_fpregs_xmm(struct lwp *, struct fxsave *);
cpu_extended_state.h 24 * The actual structures the cpu accesses must be aligned to 16 bytes for FXSAVE
30 * support the fxsave instruction.
36 * FXSAVE: Saves the x87 state and XMM (aka SSE) registers to the first
67 /* The x87 registers padded out to 16 bytes for fxsave */
101 * The fxsave 'Abridged tag word' in inverted.
115 * FPU/MMX/SSE/SSE2 context (FXSAVE instruction).
117 struct fxsave { struct
131 __CTASSERT_NOLINT(sizeof(struct fxsave) == 512);
134 * For XSAVE, a 64byte header follows the fxsave data.
137 uint8_t xsh_fxsave[512]; /* struct fxsave */
    [all...]
cpufunc.h 415 fxsave(void *addr) function in typeref:typename:void
420 "fxsave %[area]"
  /src/sys/arch/x86/x86/
convert_xmm_s87.c 40 process_xmm_to_s87(const struct fxsave *sxmm, struct save87 *s87)
122 process_s87_to_xmm(const struct save87 *s87, struct fxsave *sxmm)
136 * There is a lot of pad in 'struct fxsave', if the destination
fpu.c 286 struct fxsave fpusave __aligned(64);
297 fxsave(&fpusave);
310 * XXX XXX XXX: On Xen the FXSAVE above faults. That's because
384 XS64(fxsave)(area); local in function:fpu_area_save
834 process_write_fpregs_xmm(struct lwp *l, const struct fxsave *fpregs)
867 process_read_fpregs_xmm(struct lwp *l, struct fxsave *fpregs)
913 /* FXSAVE means we've got x87 + SSE data. */
identcpu.c 767 /* If we have FXSAVE/FXRESTOR, use them. */
786 * #defined to 1, because fxsave/sse/sse2 are always present.
791 x86_fpu_save_size = sizeof(struct fxsave);
  /src/sys/arch/i386/include/
reg.h 101 struct fxsave fxstate;
  /src/sys/arch/i386/i386/
process_machdep.c 246 __CTASSERT(sizeof *regs == sizeof (struct fxsave));
247 process_read_fpregs_xmm(l, (struct fxsave *)regs);
270 __CTASSERT(sizeof *regs == sizeof (struct fxsave));
271 process_write_fpregs_xmm(l, (const struct fxsave *)regs);
machdep.c 1649 * If the cpu doesn't support fxsave we must still write to
1653 * So we might as well convert to fxsave format.
1655 __CTASSERT(sizeof (struct fxsave) ==
1657 process_read_fpregs_xmm(l, (struct fxsave *)
1723 __CTASSERT(sizeof (struct fxsave) ==
1729 process_write_fpregs_xmm(l, (const struct fxsave *)
  /src/sys/dev/nvmm/x86/
nvmm_x86.h 267 struct fxsave fpu;
nvmm_x86_svm.c 970 cpudata->gprs[NVMM_X64_GPR_RBX] = sizeof(struct fxsave);
975 cpudata->gprs[NVMM_X64_GPR_RCX] = sizeof(struct fxsave) + 64;
1871 struct fxsave *fpustate;
1990 fpustate = (struct fxsave *)cpudata->gfpu.xsh_fxsave;
nvmm_x86_vmx.c 1401 cpudata->gprs[NVMM_X64_GPR_RBX] = sizeof(struct fxsave);
1406 cpudata->gprs[NVMM_X64_GPR_RCX] = sizeof(struct fxsave) + 64;
2584 struct fxsave *fpustate;
2720 fpustate = (struct fxsave *)cpudata->gfpu.xsh_fxsave;
  /src/sys/compat/linux/arch/amd64/
linux_machdep.c 229 /* The netbsd and linux structures both match the fxsave data */
322 struct fxsave *fxarea;
336 fxarea = (struct fxsave *)&mctx->__fpregs;
  /src/tests/lib/libc/sys/
t_ptrace_x86_wait.h 2440 struct fxsave fxsave; local in function:get_fpu_regs
2450 "fxsave %2\n\t"
2463 : "a"(out->st), "m"(fsave), "m"(fxsave)
2467 FORKEE_ASSERT_EQ(fsave.s87_cw, fxsave.fx_cw);
2468 FORKEE_ASSERT_EQ(fsave.s87_sw, fxsave.fx_sw);
2474 out->tw_abridged = fxsave.fx_tw;
2475 out->opcode = fxsave.fx_opcode;
2476 out->ip = fxsave.fx_ip;
2477 out->dp = fxsave.fx_dp
    [all...]
  /src/sys/arch/amd64/amd64/
netbsd32_machdep.c 836 /* Assume fxsave context */
837 process_write_fpregs_xmm(l, (const struct fxsave *)
889 process_read_fpregs_xmm(l, (struct fxsave *)
machdep.c 2126 process_read_fpregs_xmm(l, (struct fxsave *)&mcp->__fpregs);
2179 process_write_fpregs_xmm(l, (const struct fxsave *)&mcp->__fpregs);

Completed in 30 milliseconds