HomeSort by: relevance | last modified time | path
    Searched refs:getRegClassForReg (Results 1 - 7 of 7) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
SIRegisterInfo.h 227 const TargetRegisterClass *getRegClassForReg(const MachineRegisterInfo &MRI,
SILoadStoreOptimizer.cpp 874 return TRI->getRegClassForReg(*MRI, Dst->getReg());
877 return TRI->getRegClassForReg(*MRI, Src->getReg());
880 return TRI->getRegClassForReg(*MRI, Src->getReg());
883 return TRI->getRegClassForReg(*MRI, Dst->getReg());
886 return TRI->getRegClassForReg(*MRI, Src->getReg());
SIRegisterInfo.cpp 1041 const TargetRegisterClass *RC = getRegClassForReg(MF->getRegInfo(), ValueReg);
2237 SIRegisterInfo::getRegClassForReg(const MachineRegisterInfo &MRI,
2244 const TargetRegisterClass *RC = getRegClassForReg(MRI, Reg);
2251 const TargetRegisterClass *RC = getRegClassForReg(MRI, Reg);
SIFixSGPRCopies.cpp 841 TRI->getRegClassForReg(*MRI, SrcReg);
SIFoldOperands.cpp 694 const TargetRegisterClass *DestRC = TRI->getRegClassForReg(*MRI, DestReg);
SIInstrInfo.cpp 3806 const TargetRegisterClass *RC = RI.getRegClassForReg(MRI, Reg);
3854 if (!MO.isReg() || !RI.hasVGPRs(RI.getRegClassForReg(MRI, MO.getReg()))) {
5092 RI.getRegClassForReg(MRI, OpReg), OpSubReg);
6028 NewDstRC == RI.getRegClassForReg(MRI, Inst.getOperand(1).getReg())) {
SIISelLowering.cpp 11368 auto *RC = TRI->getRegClassForReg(MRI, Op.getReg());

Completed in 33 milliseconds