OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
xsrc
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:getRegister
(Results
1 - 25
of
93
) sorted by relevancy
1
2
3
4
/src/external/apache2/llvm/dist/llvm/lib/CodeGen/AsmPrinter/
AsmPrinterDwarf.cpp
243
OutStreamer->emitCFIDefCfa(Inst.
getRegister
(), Inst.getOffset());
246
OutStreamer->emitCFIDefCfaRegister(Inst.
getRegister
());
249
OutStreamer->emitCFIOffset(Inst.
getRegister
(), Inst.getOffset());
252
OutStreamer->emitCFIRegister(Inst.
getRegister
(), Inst.getRegister2());
261
OutStreamer->emitCFISameValue(Inst.
getRegister
());
271
OutStreamer->emitCFIRestore(Inst.
getRegister
());
274
OutStreamer->emitCFIUndefined(Inst.
getRegister
());
/src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
SIMachineFunctionInfo.h
582
return ArgInfo.WorkGroupIDX.
getRegister
();
588
return ArgInfo.WorkGroupIDY.
getRegister
();
594
return ArgInfo.WorkGroupIDZ.
getRegister
();
600
return ArgInfo.WorkGroupInfo.
getRegister
();
620
return ArgInfo.PrivateSegmentWaveByteOffset.
getRegister
();
706
return Arg ? Arg->
getRegister
() : MCRegister();
732
return ArgInfo.PrivateSegmentWaveByteOffset.
getRegister
();
769
return ArgInfo.QueuePtr.
getRegister
();
773
return ArgInfo.ImplicitBufferPtr.
getRegister
();
889
return ArgInfo.WorkGroupIDX.
getRegister
();
[
all
...]
SIMachineFunctionInfo.cpp
204
return ArgInfo.PrivateSegmentBuffer.
getRegister
();
211
return ArgInfo.DispatchPtr.
getRegister
();
218
return ArgInfo.QueuePtr.
getRegister
();
226
return ArgInfo.KernargSegmentPtr.
getRegister
();
233
return ArgInfo.DispatchID.
getRegister
();
240
return ArgInfo.FlatScratchInit.
getRegister
();
247
return ArgInfo.ImplicitBufferPtr.
getRegister
();
516
OS << printReg(Arg.
getRegister
(), &TRI);
R600EmitClauseMarkers.cpp
163
R600::R600_KC0RegClass.
getRegister
(UsedKCache[j].second));
167
R600::R600_KC1RegClass.
getRegister
(UsedKCache[j].second));
R600ExpandSpecialInstrs.cpp
132
R600::R600_TReg32RegClass.
getRegister
((DstBase * 4) + Chan);
232
DstReg = R600::R600_TReg32RegClass.
getRegister
((DstBase * 4) + Chan);
R600InstrInfo.cpp
1021
getIndirectAddrRegClass()->
getRegister
(Address));
1034
buildMovInstr(MBB, MI, getIndirectAddrRegClass()->
getRegister
(Address),
1081
unsigned Reg = R600::R600_TReg32RegClass.
getRegister
((4 * Index) + Chan);
1106
case 0: AddrReg = R600::R600_AddrRegClass.
getRegister
(Address); break;
1107
case 1: AddrReg = R600::R600_Addr_YRegClass.
getRegister
(Address); break;
1108
case 2: AddrReg = R600::R600_Addr_ZRegClass.
getRegister
(Address); break;
1109
case 3: AddrReg = R600::R600_Addr_WRegClass.
getRegister
(Address); break;
1138
case 0: AddrReg = R600::R600_AddrRegClass.
getRegister
(Address); break;
1139
case 1: AddrReg = R600::R600_Addr_YRegClass.
getRegister
(Address); break;
1140
case 2: AddrReg = R600::R600_Addr_ZRegClass.
getRegister
(Address); break
[
all
...]
AMDGPUArgumentUsageInfo.h
71
MCRegister
getRegister
() const {
/src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/Utils/
AMDGPUPALMetadata.h
58
unsigned
getRegister
(unsigned Reg);
/src/external/apache2/llvm/dist/llvm/tools/llvm-exegesis/lib/
RegisterAliasing.h
91
const RegisterAliasingTracker &
getRegister
(MCPhysReg Reg) const;
RegisterAliasing.cpp
66
RegisterAliasingTrackerCache::
getRegister
(MCPhysReg PhysReg) const {
SnippetRepetitor.cpp
94
return State.getRATC().
getRegister
(LoopCounter).aliasedBits();
MCInstrDescView.cpp
136
Operand.Tracker = &RATC.
getRegister
(*MCPhysReg);
145
Operand.Tracker = &RATC.
getRegister
(*MCPhysReg);
/src/sys/lib/libunwind/
Registers.hpp
50
uint32_t
getRegister
(int num) const {
116
uint64_t
getRegister
(int num) const {
214
uint64_t
getRegister
(int num) const {
325
uint64_t
getRegister
(int num) const {
416
uint64_t
getRegister
(int num) const {
536
uint64_t
getRegister
(int num) const {
615
uint64_t
getRegister
(int num) const {
710
uint64_t
getRegister
(int num) const {
774
uint64_t
getRegister
(int num) const {
838
uint64_t
getRegister
(int num) const
[
all
...]
DwarfInstructions.hpp
56
return registers.
getRegister
(prolog.cfaRegister) +
82
return registers.
getRegister
(savedReg.value);
500
*(++sp) = registers.
getRegister
(reg);
505
*(++sp) = registers.
getRegister
(reg);
542
*(++sp) = registers.
getRegister
(reg) + svalue;
548
*(++sp) = registers.
getRegister
(reg) + svalue;
UnwindCursor.hpp
43
uint64_t getReg(int regNum) { return fRegisters.
getRegister
(regNum); }
/src/external/apache2/llvm/dist/llvm/lib/CodeGen/
CFIInstrInserter.cpp
198
SetRegister = CFI.
getRegister
();
207
SetRegister = CFI.
getRegister
();
220
CSRRestored.set(CFI.
getRegister
());
248
auto It = CSRLocMap.find(CFI.
getRegister
());
251
{CFI.
getRegister
(), CSRSavedLocation(CSRReg, CSROffset)});
255
CSRSaved.set(CFI.
getRegister
());
ExecutionDomainFix.cpp
248
LLVM_DEBUG(dbgs() << printReg(RC->
getRegister
(rx), TRI) << ":\t" << *MI);
340
const int Def = RDA->getReachingDef(mi, RC->
getRegister
(rx));
342
return RDA->getReachingDef(mi, RC->
getRegister
(I)) <= Def;
446
for (MCRegAliasIterator AI(RC->
getRegister
(i), TRI, true); AI.isValid();
MachineOperand.cpp
618
printCFIRegister(CFI.
getRegister
(), OS, TRI);
634
printCFIRegister(CFI.
getRegister
(), OS, TRI);
641
printCFIRegister(CFI.
getRegister
(), OS, TRI);
653
printCFIRegister(CFI.
getRegister
(), OS, TRI);
660
printCFIRegister(CFI.
getRegister
(), OS, TRI);
673
printCFIRegister(CFI.
getRegister
(), OS, TRI);
691
printCFIRegister(CFI.
getRegister
(), OS, TRI);
697
printCFIRegister(CFI.
getRegister
(), OS, TRI);
/src/external/apache2/llvm/dist/llvm/lib/Target/Sparc/
SparcISelDAGToDAG.cpp
70
return CurDAG->
getRegister
(GlobalBaseReg,
140
R2 = CurDAG->
getRegister
(SP::G0, TLI->getPointerTy(CurDAG->getDataLayout()));
235
PairedReg = CurDAG->
getRegister
(GPVR, MVT::v2i32);
282
PairedReg = CurDAG->
getRegister
(GPVR, MVT::v2i32);
357
TopPart = CurDAG->
getRegister
(SP::G0, MVT::i32);
/src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMISelDAGToDAG.cpp
112
Reg = CurDAG->
getRegister
(ARM::CPSR, MVT::i32);
860
Offset = CurDAG->
getRegister
(0, MVT::i32);
879
Offset = CurDAG->
getRegister
(0, MVT::i32);
913
Offset = CurDAG->
getRegister
(0, MVT::i32);
929
Offset = CurDAG->
getRegister
(0, MVT::i32);
958
Offset = CurDAG->
getRegister
(0, MVT::i32);
1077
Offset = CurDAG->
getRegister
(0, MVT::i32);
1631
CurDAG->
getRegister
(0, MVT::i32), Chain };
1641
CurDAG->
getRegister
(0, MVT::i32), Chain };
1672
CurDAG->
getRegister
(0, MVT::i32), Chain }
[
all
...]
/src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/MCTargetDesc/
AArch64AsmBackend.cpp
581
getXRegFromWReg(*MRI.getLLVMRegNum(Inst.
getRegister
(), true));
603
unsigned LRReg = *MRI.getLLVMRegNum(LRPush.
getRegister
(), true);
604
unsigned FPReg = *MRI.getLLVMRegNum(FPPush.
getRegister
(), true);
625
unsigned Reg1 = *MRI.getLLVMRegNum(Inst.
getRegister
(), true);
636
unsigned Reg2 = *MRI.getLLVMRegNum(Inst2.
getRegister
(), true);
/src/external/apache2/llvm/dist/llvm/lib/Target/Lanai/
LanaiISelDAGToDAG.cpp
132
Base = CurDAG->
getRegister
(Lanai::R0, CN->getValueType(0));
145
Base = CurDAG->
getRegister
(Lanai::R0, CN->getValueType(0));
/src/external/apache2/llvm/dist/llvm/lib/Target/XCore/
XCoreISelDAGToDAG.cpp
120
Reg = CurDAG->
getRegister
(XCore::CP, MVT::i32);
123
Reg = CurDAG->
getRegister
(XCore::DP, MVT::i32);
/src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
MipsSEISelDAGToDAG.cpp
80
return Mips::MSACtrlRegClass.
getRegister
(RegNum);
254
SDValue Zero = CurDAG->
getRegister
(Mips::ZERO, MVT::i32);
820
CurDAG->
getRegister
(Mips::ZERO_64, MVT::i64),
1031
CurDAG->
getRegister
(Mips::HWR29, MVT::i32),
1115
SDValue ZeroVal = CurDAG->
getRegister
(
1139
SDValue ZeroVal = CurDAG->
getRegister
(Mips::ZERO, MVT::i32);
1162
SDValue ZeroVal = CurDAG->
getRegister
(Mips::ZERO, MVT::i32);
1218
SDValue ZeroVal = CurDAG->
getRegister
(Mips::ZERO, MVT::i32);
1275
SDValue Zero64Val = CurDAG->
getRegister
(Mips::ZERO_64, MVT::i64);
/src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64SelectionDAGInfo.cpp
71
TagSrc = DAG.
getRegister
(AArch64::SP, MVT::i64);
Completed in 35 milliseconds
1
2
3
4
Indexes created Sat Jun 13 00:24:39 UTC 2026