HomeSort by: relevance | last modified time | path
    Searched refs:grph_stereo (Results 1 - 9 of 9) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn21/
amdgpu_dcn21_hubp.c 704 SURFACE_FLIP_MODE_FOR_STEREOSYNC, flip_regs->grph_stereo,
705 SURFACE_FLIP_IN_STEREOSYNC, flip_regs->grph_stereo);
782 PLAT_54186_wa.flip.flip_params.grph_stereo = flip_regs->grph_stereo;
861 if (address->grph_stereo.left_addr.quad_part == 0)
863 if (address->grph_stereo.right_addr.quad_part == 0)
866 flip_regs.grph_stereo = true;
868 if (address->grph_stereo.right_meta_addr.quad_part != 0) {
870 address->grph_stereo.right_meta_addr.low_part;
872 address->grph_stereo.right_meta_addr.high_part
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
amdgpu_dcn10_hubp.c 452 if (address->grph_stereo.left_addr.quad_part == 0)
454 if (address->grph_stereo.right_addr.quad_part == 0)
467 if (address->grph_stereo.right_meta_addr.quad_part != 0) {
471 address->grph_stereo.right_meta_addr.high_part);
475 address->grph_stereo.right_meta_addr.low_part);
477 if (address->grph_stereo.left_meta_addr.quad_part != 0) {
481 address->grph_stereo.left_meta_addr.high_part);
485 address->grph_stereo.left_meta_addr.low_part);
490 address->grph_stereo.right_addr.high_part);
494 address->grph_stereo.right_addr.low_part)
    [all...]
amdgpu_dcn10_hw_sequencer.c 1414 *addr = plane_state->address.grph_stereo.left_addr;
1415 plane_state->address.grph_stereo.left_addr =
1416 plane_state->address.grph_stereo.right_addr;
1422 plane_state->address.grph_stereo.right_addr =
1423 plane_state->address.grph_stereo.left_addr;
1451 pipe_ctx->plane_state->address.grph_stereo.left_addr = addr;
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/hw/
hubp.h 85 bool grph_stereo; member in struct:surface_flip_registers
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/
amdgpu_dcn20_hubp.c 794 if (address->grph_stereo.left_addr.quad_part == 0)
796 if (address->grph_stereo.right_addr.quad_part == 0)
809 if (address->grph_stereo.right_meta_addr.quad_part != 0) {
813 address->grph_stereo.right_meta_addr.high_part);
817 address->grph_stereo.right_meta_addr.low_part);
819 if (address->grph_stereo.left_meta_addr.quad_part != 0) {
823 address->grph_stereo.left_meta_addr.high_part);
827 address->grph_stereo.left_meta_addr.low_part);
832 address->grph_stereo.right_addr.high_part);
836 address->grph_stereo.right_addr.low_part)
    [all...]
amdgpu_dcn20_hwseq.c 1924 *addr = plane_state->address.grph_stereo.left_addr;
1925 plane_state->address.grph_stereo.left_addr =
1926 plane_state->address.grph_stereo.right_addr;
1933 plane_state->address.grph_stereo.right_addr =
1934 plane_state->address.grph_stereo.left_addr;
1964 pipe_ctx->plane_state->address.grph_stereo.left_addr = addr;
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce/
amdgpu_dce_mem_input.c 715 if (address->grph_stereo.left_addr.quad_part == 0 ||
716 address->grph_stereo.right_addr.quad_part == 0)
718 program_pri_addr(dce_mi, address->grph_stereo.left_addr);
719 program_sec_addr(dce_mi, address->grph_stereo.right_addr);
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dmub/inc/
dmub_cmd.h 167 uint8_t grph_stereo : 1; member in struct:dmub_cmd_PLAT_54186_wa::__anona7e1e4e50108
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/
dc_hw_types.h 89 } grph_stereo; member in union:dc_plane_address::__anon788fbb99030a

Completed in 232 milliseconds