HomeSort by: relevance | last modified time | path
    Searched refs:gvt_vgpu_err (Results 1 - 14 of 14) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/i915/gvt/
debug.h 32 #define gvt_vgpu_err(fmt, args...) \ macro
opregion.c 273 gvt_vgpu_err("fail to get MFN from VA\n");
280 gvt_vgpu_err("fail to map GFN to MFN, errno: %d\n",
327 gvt_vgpu_err("not supported hypervisor\n");
495 gvt_vgpu_err("guest opregion read error %d, gpa 0x%llx, len %lu\n",
503 gvt_vgpu_err("guest opregion read error %d, gpa 0x%llx, len %lu\n",
510 gvt_vgpu_err("not supported hypervisor\n");
515 gvt_vgpu_err("requesting SMI service\n");
528 gvt_vgpu_err("requesting runtime service: func \"%s\","
555 gvt_vgpu_err("guest opregion write error %d, gpa 0x%llx, len %lu\n",
563 gvt_vgpu_err("guest opregion write error %d, gpa 0x%llx, len %lu\n"
    [all...]
fb_decoder.c 232 gvt_vgpu_err("Out-of-bounds pixel format index\n");
246 gvt_vgpu_err("Non-supported pixel format (0x%x)\n", fmt);
258 gvt_vgpu_err("Translate primary plane gma 0x%x to gpa fail\n",
358 gvt_vgpu_err("Non-supported cursor mode (0x%x)\n", mode);
381 gvt_vgpu_err("Translate cursor plane gma 0x%x to gpa fail\n",
440 gvt_vgpu_err("Non-supported pixel format (0x%x)\n", fmt);
485 gvt_vgpu_err("Translate sprite plane gma 0x%x to gpa fail\n",
dmabuf.c 307 gvt_vgpu_err("invalid tiling mode: %x\n", p.tiled);
331 gvt_vgpu_err("invalid plane id:%d\n", plane_id);
337 gvt_vgpu_err("fb size is zero\n");
342 gvt_vgpu_err("Not aligned fb address:0x%llx\n", info->start);
347 gvt_vgpu_err("invalid gma addr\n");
471 gvt_vgpu_err("alloc dmabuf_obj failed\n");
479 gvt_vgpu_err("allocate intel vgpu fb info failed\n");
503 gvt_vgpu_err("get vfio device failed\n");
544 gvt_vgpu_err("invalid dmabuf id:%d\n", dmabuf_id);
551 gvt_vgpu_err("create gvt gem obj failed\n")
    [all...]
scheduler.c 199 gvt_vgpu_err("Invalid guest context descriptor\n");
331 gvt_vgpu_err("fail to emit init breadcrumb\n");
339 gvt_vgpu_err("fail to alloc size =%ld shadow ring buffer\n",
401 gvt_vgpu_err("fail to allocate gem request\n");
621 gvt_vgpu_err("fail to vgpu pin mm\n");
627 gvt_vgpu_err("workload shadow ppgtt isn't ready\n");
637 gvt_vgpu_err("fail to vgpu sync oos pages\n");
643 gvt_vgpu_err("fail to flush post shadow\n");
649 gvt_vgpu_err("fail to generate request\n");
655 gvt_vgpu_err("fail to prepare_shadow_batch_buffer\n")
    [all...]
edid.c 60 gvt_vgpu_err("Driver tries to read EDID without proper sequence!\n");
64 gvt_vgpu_err("edid_get_byte() exceeds the size of EDID!\n");
69 gvt_vgpu_err("Reading EDID but EDID is not available!\n");
80 gvt_vgpu_err("No EDID available during the reading?\n");
267 gvt_vgpu_err("Unknown/reserved GMBUS cycle detected!\n");
336 gvt_vgpu_err("warning: gmbus3 read with nothing returned\n");
execlist.c 207 gvt_vgpu_err("schedule out context is not running context,"
278 gvt_vgpu_err("virtual execlist slots are full\n");
299 gvt_vgpu_err("no available execlist slot\n");
398 gvt_vgpu_err("fail to emulate execlist schedule in\n");
480 gvt_vgpu_err("invalid elsp submission, desc0 is invalid\n");
488 gvt_vgpu_err("unexpected GGTT elsp submission\n");
499 gvt_vgpu_err("failed to submit desc %d\n", i);
507 gvt_vgpu_err("descriptors content: desc0 %08x %08x desc1 %08x %08x\n",
kvmgt.c 163 gvt_vgpu_err("vfio_pin_pages failed for gfn 0x%lx, ret %d\n",
169 gvt_vgpu_err("pfn 0x%lx is not mem backed\n", pfn);
178 gvt_vgpu_err("The pages are not continuous\n");
206 gvt_vgpu_err("DMA mapping failed for pfn 0x%lx, ret %d\n",
423 gvt_vgpu_err("invalid op or offset for Intel vgpu OpRegion\n");
465 gvt_vgpu_err("invalid EDID blob\n");
472 gvt_vgpu_err("invalid EDID link state %d\n",
480 gvt_vgpu_err("EDID size is bigger than %d!\n",
488 gvt_vgpu_err("write read-only EDID region at offset %d\n",
531 gvt_vgpu_err("failed to access EDID region\n")
    [all...]
cmd_parser.c 894 gvt_vgpu_err("%s access to (%x) outside of MMIO range\n",
900 gvt_vgpu_err("%s access to non-render register (%x)\n",
906 gvt_vgpu_err("found access of shadowed MMIO %x\n", offset);
1307 gvt_vgpu_err("unknown plane code %d\n", plane);
1428 gvt_vgpu_err("fail to decode MI display flip command\n");
1434 gvt_vgpu_err("invalid MI display flip command\n");
1440 gvt_vgpu_err("fail to update plane mmio\n");
1478 gvt_vgpu_err("invalid gma bytes %d\n", gmadr_bytes);
1501 gvt_vgpu_err("command address audit fail name %s\n",
1519 gvt_vgpu_err("cmd_parser: Malicious %s detected, addr=0x%lx, len=%d!\n"
    [all...]
mmio.c 162 gvt_vgpu_err("fail to emulate MMIO read %08x len %d\n",
226 gvt_vgpu_err("fail to emulate MMIO write %08x len %d\n", offset,
gtt.c 838 gvt_vgpu_err("fail to allocate ppgtt shadow page\n");
853 gvt_vgpu_err("fail to map dma addr\n");
972 gvt_vgpu_err("fail to find shadow page: mfn: 0x%lx\n",
1045 gvt_vgpu_err("fail: shadow page %p shadow entry 0x%llx type %d\n",
1127 gvt_vgpu_err("fail: shadow page %p guest entry 0x%llx type %d\n",
1286 gvt_vgpu_err("GVT doesn't support 1GB entry\n");
1341 gvt_vgpu_err("fail: shadow page %p guest entry 0x%llx type %d\n",
1370 gvt_vgpu_err("fail to find guest page\n");
1386 gvt_vgpu_err("fail: shadow page %p guest entry 0x%llx type %d\n",
1421 gvt_vgpu_err("fail: spt %p guest entry 0x%llx type %d\n"
    [all...]
aperture_gm.c 219 gvt_vgpu_err("Failed to alloc fences\n");
250 gvt_vgpu_err("Invalid vGPU creation params\n");
handlers.c 203 gvt_vgpu_err("access oob fence reg %d/%d\n",
235 gvt_vgpu_err("Unsupported IPS setting %x, cannot enable 64K gtt.\n",
304 gvt_vgpu_err("invalid forcewake offset 0x%x\n", offset);
609 gvt_vgpu_err("Invalid train pattern %d\n", train_pattern);
667 gvt_vgpu_err("Unsupport registers %x\n", offset);
925 gvt_vgpu_err("Unsupported DP port access!\n");
983 gvt_vgpu_err("dp_aux_header: len %d is too large\n", len);
1050 gvt_vgpu_err("dp_aux_header: len %d is too large\n", len);
1136 gvt_vgpu_err("SBI caching meets maximum limits\n");
1216 gvt_vgpu_err("invalid pvinfo read: [%x:%x] = %x\n"
    [all...]
mmio_context.c 388 gvt_vgpu_err("timeout in invalidate ring (%d) tlb\n", ring_id);

Completed in 21 milliseconds