HomeSort by: relevance | last modified time | path
    Searched refs:hasVRegLiveness (Results 1 - 4 of 4) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
MachineScheduler.h 311 virtual bool hasVRegLiveness() const { return false; }
437 bool hasVRegLiveness() const override { return true; }
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
R600MachineScheduler.cpp 23 assert(dag->hasVRegLiveness() && "R600SchedStrategy needs vreg liveness");
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/
MachineScheduler.cpp 1946 assert(DAG->hasVRegLiveness() && "Expect VRegs with LiveIntervals");
2897 assert(dag->hasVRegLiveness() &&
3693 assert(dag->hasVRegLiveness() && "ILPScheduler needs vreg liveness");
3900 const SchedDFSResult *DFS = DAG->hasVRegLiveness() ?
3915 const SchedDFSResult *DFS = DAG->hasVRegLiveness() ?
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMBaseInstrInfo.cpp 149 if (Subtarget.isCortexM7() && !DAG->hasVRegLiveness())

Completed in 39 milliseconds