HomeSort by: relevance | last modified time | path
    Searched refs:hpc_regs (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/arch/sgimips/hpc/
if_sq.c 158 ha->ha_dmaoff + ha->hpc_regs->enetr_reset);
190 sc->hpc_regs = haa->hpc_regs; /* HPC register definitions */
193 haa->ha_dmaoff, sc->hpc_regs->enet_regs_size,
201 haa->ha_devoff, sc->hpc_regs->enet_devregs_size,
439 if (sc->hpc_regs->revision == 3) {
461 sq_hpc_write(sc, sc->hpc_regs->enetr_ndbp, SQ_CDRXADDR(sc, 0));
464 sq_hpc_write(sc, sc->hpc_regs->enetr_ctl,
465 sc->hpc_regs->enetr_ctl_active);
471 if (sc->hpc_regs->revision != 3
    [all...]
wdsc.c 105 haa->hpc_regs->scsi0_ctl);
114 *(volatile uint32_t *)reset = haa->hpc_regs->scsi_dmactl_reset;
122 if (haa->hpc_regs->revision == 3) {
149 wsc->sc_hpcdma.hpc = haa->hpc_regs;
sqvar.h 156 struct hpc_values *hpc_regs; /* HPC register definitions */ member in struct:sq_softc
193 if (sc->hpc_regs->revision == 3) {
hpcvar.h 111 struct hpc_values *hpc_regs; /* HPC register definitions */ member in struct:hpc_attach_args
hpc.c 538 ha.hpc_regs = &hpc3_values;
540 ha.hpc_regs = &hpc1_values;
541 ha.hpc_regs->revision = hpctype;

Completed in 26 milliseconds