/src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/ |
amdgpu_hwmgr.c | 38 #include "hwmgr.h" 55 extern int smu7_init_function_pointers(struct pp_hwmgr *hwmgr); 56 extern int smu8_init_function_pointers(struct pp_hwmgr *hwmgr); 57 extern int vega10_hwmgr_init(struct pp_hwmgr *hwmgr); 58 extern int vega12_hwmgr_init(struct pp_hwmgr *hwmgr); 59 extern int vega20_hwmgr_init(struct pp_hwmgr *hwmgr); 60 extern int smu10_init_function_pointers(struct pp_hwmgr *hwmgr); 62 static int polaris_set_asic_special_caps(struct pp_hwmgr *hwmgr); 63 static void hwmgr_init_default_caps(struct pp_hwmgr *hwmgr); 64 static int hwmgr_set_user_specify_caps(struct pp_hwmgr *hwmgr); [all...] |
smu7_clockpowergating.h | 31 void smu7_powergate_vce(struct pp_hwmgr *hwmgr, bool bgate); 32 void smu7_powergate_uvd(struct pp_hwmgr *hwmgr, bool bgate); 33 int smu7_powerdown_uvd(struct pp_hwmgr *hwmgr); 34 int smu7_powergate_acp(struct pp_hwmgr *hwmgr, bool bgate); 35 int smu7_disable_clock_power_gating(struct pp_hwmgr *hwmgr); 36 int smu7_update_clock_gatings(struct pp_hwmgr *hwmgr, 38 int smu7_powergate_gfx(struct pp_hwmgr *hwmgr, bool enable);
|
amdgpu_hardwaremanager.c | 30 #include "hwmgr.h" 44 int phm_setup_asic(struct pp_hwmgr *hwmgr) 46 PHM_FUNC_CHECK(hwmgr); 48 if (NULL != hwmgr->hwmgr_func->asic_setup) 49 return hwmgr->hwmgr_func->asic_setup(hwmgr); 54 int phm_power_down_asic(struct pp_hwmgr *hwmgr) 56 PHM_FUNC_CHECK(hwmgr); 58 if (NULL != hwmgr->hwmgr_func->power_off_asic) 59 return hwmgr->hwmgr_func->power_off_asic(hwmgr) [all...] |
vega20_baco.h | 27 #include "hwmgr.h" 30 extern int vega20_baco_get_capability(struct pp_hwmgr *hwmgr, bool *cap); 31 extern int vega20_baco_get_state(struct pp_hwmgr *hwmgr, enum BACO_STATE *state); 32 extern int vega20_baco_set_state(struct pp_hwmgr *hwmgr, enum BACO_STATE state); 33 extern int vega20_baco_apply_vdci_flush_workaround(struct pp_hwmgr *hwmgr);
|
pp_psm.h | 29 #include "hwmgr.h" 31 int psm_init_power_state_table(struct pp_hwmgr *hwmgr); 32 int psm_fini_power_state_table(struct pp_hwmgr *hwmgr); 33 int psm_set_boot_states(struct pp_hwmgr *hwmgr); 34 int psm_set_performance_states(struct pp_hwmgr *hwmgr); 35 int psm_set_user_performance_state(struct pp_hwmgr *hwmgr, 38 int psm_adjust_power_state_dynamic(struct pp_hwmgr *hwmgr,
|
smu7_thermal.h | 29 #include "hwmgr.h" 43 extern int smu7_thermal_get_temperature(struct pp_hwmgr *hwmgr); 44 extern int smu7_thermal_stop_thermal_controller(struct pp_hwmgr *hwmgr); 45 extern int smu7_fan_ctrl_get_fan_speed_info(struct pp_hwmgr *hwmgr, struct phm_fan_speed_info *fan_speed_info); 46 extern int smu7_fan_ctrl_get_fan_speed_percent(struct pp_hwmgr *hwmgr, uint32_t *speed); 47 extern int smu7_fan_ctrl_set_default_mode(struct pp_hwmgr *hwmgr); 48 extern int smu7_fan_ctrl_set_static_mode(struct pp_hwmgr *hwmgr, uint32_t mode); 49 extern int smu7_fan_ctrl_set_fan_speed_percent(struct pp_hwmgr *hwmgr, uint32_t speed); 50 extern int smu7_fan_ctrl_reset_fan_speed_to_default(struct pp_hwmgr *hwmgr); 51 extern int smu7_thermal_ctrl_uninitialize_thermal_controller(struct pp_hwmgr *hwmgr); [all...] |
amdgpu_pp_psm.c | 34 int psm_init_power_state_table(struct pp_hwmgr *hwmgr) 42 if (hwmgr->hwmgr_func->get_num_of_pp_table_entries == NULL) 45 if (hwmgr->hwmgr_func->get_power_state_size == NULL) 48 hwmgr->num_ps = table_entries = hwmgr->hwmgr_func->get_num_of_pp_table_entries(hwmgr); 50 hwmgr->ps_size = size = hwmgr->hwmgr_func->get_power_state_size(hwmgr) + 58 hwmgr->ps = kcalloc(table_entries, size, GFP_KERNEL) [all...] |
amdgpu_smu7_thermal.c | 34 int smu7_fan_ctrl_get_fan_speed_info(struct pp_hwmgr *hwmgr, 37 if (hwmgr->thermal_controller.fanInfo.bNoFan) 46 hwmgr->thermal_controller.fanInfo.ucTachometerPulsesPerRevolution) { 49 fan_speed_info->min_rpm = hwmgr->thermal_controller.fanInfo.ulMinRPM; 50 fan_speed_info->max_rpm = hwmgr->thermal_controller.fanInfo.ulMaxRPM; 59 int smu7_fan_ctrl_get_fan_speed_percent(struct pp_hwmgr *hwmgr, 66 if (hwmgr->thermal_controller.fanInfo.bNoFan) 69 duty100 = PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, 71 duty = PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, 88 int smu7_fan_ctrl_get_fan_speed_rpm(struct pp_hwmgr *hwmgr, uint32_t *speed [all...] |
amdgpu_vega20_powertune.c | 29 #include "hwmgr.h" 37 int vega20_set_power_limit(struct pp_hwmgr *hwmgr, uint32_t n) 40 (struct vega20_hwmgr *)(hwmgr->backend); 43 return smum_send_msg_to_smc_with_parameter(hwmgr, 49 int vega20_validate_power_level_request(struct pp_hwmgr *hwmgr, 52 return (tdp_percentage_adjustment > hwmgr->platform_descriptor.TDPLimit) ? -1 : 0; 55 static int vega20_set_overdrive_target_percentage(struct pp_hwmgr *hwmgr, 58 return smum_send_msg_to_smc_with_parameter(hwmgr, 62 int vega20_power_control_set_level(struct pp_hwmgr *hwmgr) 68 hwmgr->platform_descriptor.TDPAdjustmentPolarity [all...] |
smu7_baco.h | 27 #include "hwmgr.h" 30 extern int smu7_baco_get_capability(struct pp_hwmgr *hwmgr, bool *cap); 31 extern int smu7_baco_get_state(struct pp_hwmgr *hwmgr, enum BACO_STATE *state); 32 extern int smu7_baco_set_state(struct pp_hwmgr *hwmgr, enum BACO_STATE state);
|
vega20_powertune.h | 28 int vega20_set_power_limit(struct pp_hwmgr *hwmgr, uint32_t n); 29 int vega20_power_control_set_level(struct pp_hwmgr *hwmgr); 30 int vega20_validate_power_level_request(struct pp_hwmgr *hwmgr,
|
amdgpu_smu7_clockpowergating.c | 33 static int smu7_enable_disable_uvd_dpm(struct pp_hwmgr *hwmgr, bool enable) 35 return smum_send_msg_to_smc(hwmgr, enable ? 40 static int smu7_enable_disable_vce_dpm(struct pp_hwmgr *hwmgr, bool enable) 42 return smum_send_msg_to_smc(hwmgr, enable ? 47 static int smu7_update_uvd_dpm(struct pp_hwmgr *hwmgr, bool bgate) 50 smum_update_smc_table(hwmgr, SMU_UVD_TABLE); 51 return smu7_enable_disable_uvd_dpm(hwmgr, !bgate); 54 static int smu7_update_vce_dpm(struct pp_hwmgr *hwmgr, bool bgate) 57 smum_update_smc_table(hwmgr, SMU_VCE_TABLE); 58 return smu7_enable_disable_vce_dpm(hwmgr, !bgate) [all...] |
smu9_baco.h | 27 #include "hwmgr.h" 30 extern int smu9_baco_get_capability(struct pp_hwmgr *hwmgr, bool *cap); 31 extern int smu9_baco_get_state(struct pp_hwmgr *hwmgr, enum BACO_STATE *state);
|
vega20_thermal.h | 29 #include "hwmgr.h" 54 extern int vega20_thermal_get_temperature(struct pp_hwmgr *hwmgr); 55 extern int vega20_fan_ctrl_get_fan_speed_info(struct pp_hwmgr *hwmgr, 57 extern int vega20_fan_ctrl_get_fan_speed_rpm(struct pp_hwmgr *hwmgr, 59 extern int vega20_fan_ctrl_set_fan_speed_rpm(struct pp_hwmgr *hwmgr, 61 extern int vega20_fan_ctrl_get_fan_speed_percent(struct pp_hwmgr *hwmgr, 63 extern int vega20_fan_ctrl_set_fan_speed_percent(struct pp_hwmgr *hwmgr, 65 extern int vega20_fan_ctrl_stop_smc_fan_control(struct pp_hwmgr *hwmgr); 66 extern int vega20_fan_ctrl_start_smc_fan_control(struct pp_hwmgr *hwmgr); 67 extern int vega20_thermal_disable_alert(struct pp_hwmgr *hwmgr); [all...] |
amdgpu_vega10_thermal.c | 37 static int vega10_get_current_rpm(struct pp_hwmgr *hwmgr, uint32_t *current_rpm) 39 smum_send_msg_to_smc(hwmgr, PPSMC_MSG_GetCurrentRpm); 40 *current_rpm = smum_get_argument(hwmgr); 44 int vega10_fan_ctrl_get_fan_speed_info(struct pp_hwmgr *hwmgr, 48 if (hwmgr->thermal_controller.fanInfo.bNoFan) 57 hwmgr->thermal_controller.fanInfo. 62 hwmgr->thermal_controller.fanInfo.ulMinRPM; 64 hwmgr->thermal_controller.fanInfo.ulMaxRPM; 73 int vega10_fan_ctrl_get_fan_speed_percent(struct pp_hwmgr *hwmgr, 79 if (hwmgr->thermal_controller.fanInfo.bNoFan [all...] |
ci_baco.h | 29 extern int ci_baco_set_state(struct pp_hwmgr *hwmgr, enum BACO_STATE state);
|
fiji_baco.h | 29 extern int fiji_baco_set_state(struct pp_hwmgr *hwmgr, enum BACO_STATE state);
|
polaris_baco.h | 29 extern int polaris_baco_set_state(struct pp_hwmgr *hwmgr, enum BACO_STATE state);
|
tonga_baco.h | 29 extern int tonga_baco_set_state(struct pp_hwmgr *hwmgr, enum BACO_STATE state);
|
vega10_baco.h | 29 extern int vega10_baco_set_state(struct pp_hwmgr *hwmgr, enum BACO_STATE state);
|
vega10_thermal.h | 29 #include "hwmgr.h" 55 extern int vega10_thermal_get_temperature(struct pp_hwmgr *hwmgr); 56 extern int vega10_thermal_stop_thermal_controller(struct pp_hwmgr *hwmgr); 57 extern int vega10_fan_ctrl_get_fan_speed_info(struct pp_hwmgr *hwmgr, 59 extern int vega10_fan_ctrl_get_fan_speed_percent(struct pp_hwmgr *hwmgr, 61 extern int vega10_fan_ctrl_set_default_mode(struct pp_hwmgr *hwmgr); 62 extern int vega10_fan_ctrl_set_static_mode(struct pp_hwmgr *hwmgr, 64 extern int vega10_fan_ctrl_set_fan_speed_percent(struct pp_hwmgr *hwmgr, 66 extern int vega10_fan_ctrl_reset_fan_speed_to_default(struct pp_hwmgr *hwmgr); 68 struct pp_hwmgr *hwmgr); [all...] |
vega12_baco.h | 29 extern int vega12_baco_set_state(struct pp_hwmgr *hwmgr, enum BACO_STATE state);
|
/src/sys/external/bsd/drm2/dist/drm/amd/powerplay/smumgr/ |
amdgpu_smumgr.c | 62 int smum_thermal_avfs_enable(struct pp_hwmgr *hwmgr) 64 if (NULL != hwmgr->smumgr_funcs->thermal_avfs_enable) 65 return hwmgr->smumgr_funcs->thermal_avfs_enable(hwmgr); 70 int smum_thermal_setup_fan_table(struct pp_hwmgr *hwmgr) 72 if (NULL != hwmgr->smumgr_funcs->thermal_setup_fan_table) 73 return hwmgr->smumgr_funcs->thermal_setup_fan_table(hwmgr); 78 int smum_update_sclk_threshold(struct pp_hwmgr *hwmgr) 81 if (NULL != hwmgr->smumgr_funcs->update_sclk_threshold [all...] |
smu9_smumgr.h | 28 bool smu9_is_smc_ram_running(struct pp_hwmgr *hwmgr); 29 int smu9_send_msg_to_smc(struct pp_hwmgr *hwmgr, uint16_t msg); 30 int smu9_send_msg_to_smc_with_parameter(struct pp_hwmgr *hwmgr, 32 uint32_t smu9_get_argument(struct pp_hwmgr *hwmgr);
|
/src/sys/external/bsd/drm2/dist/drm/amd/powerplay/ |
amdgpu_amd_powerplay.c | 38 #include "hwmgr.h" 46 struct pp_hwmgr *hwmgr; local in function:amd_powerplay_create 51 hwmgr = kzalloc(sizeof(struct pp_hwmgr), GFP_KERNEL); 52 if (hwmgr == NULL) 55 hwmgr->adev = adev; 56 hwmgr->not_vf = !amdgpu_sriov_vf(adev); 57 hwmgr->device = amdgpu_cgs_create_device(adev); 58 mutex_init(&hwmgr->smu_lock); 59 hwmgr->chip_family = adev->family; 60 hwmgr->chip_id = adev->asic_type 71 struct pp_hwmgr *hwmgr = adev->powerplay.pp_handle; local in function:amd_powerplay_destroy 101 struct pp_hwmgr *hwmgr = adev->powerplay.pp_handle; local in function:pp_sw_init 114 struct pp_hwmgr *hwmgr = adev->powerplay.pp_handle; local in function:pp_sw_fini 128 struct pp_hwmgr *hwmgr = adev->powerplay.pp_handle; local in function:pp_hw_init 141 struct pp_hwmgr *hwmgr = adev->powerplay.pp_handle; local in function:pp_hw_fini 153 struct pp_hwmgr *hwmgr = adev->powerplay.pp_handle; local in function:pp_reserve_vram_for_smu 182 struct pp_hwmgr *hwmgr = adev->powerplay.pp_handle; local in function:pp_late_init 230 struct pp_hwmgr *hwmgr = adev->powerplay.pp_handle; local in function:pp_suspend 238 struct pp_hwmgr *hwmgr = adev->powerplay.pp_handle; local in function:pp_resume 283 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_load_fw 303 struct pp_hwmgr *hwmgr = handle; local in function:pp_set_clockgating_by_smu 355 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_force_performance_level 375 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_get_performance_level 389 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_get_sclk 407 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_get_mclk 425 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_powergate_vce 441 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_powergate_uvd 459 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_dispatch_tasks 473 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_get_current_power_state 508 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_set_fan_control_mode 524 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_get_fan_control_mode 542 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_set_fan_speed_percent 560 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_get_fan_speed_percent 579 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_get_fan_speed_rpm 596 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_set_fan_speed_rpm 615 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_get_pp_num_states 653 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_get_pp_table 668 struct pp_hwmgr *hwmgr = handle; local in function:amd_powerplay_reset 684 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_set_pp_table 722 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_force_clock_level 747 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_print_clock_levels 765 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_get_sclk_od 783 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_set_sclk_od 802 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_get_mclk_od 820 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_set_mclk_od 839 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_read_sensor 869 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_get_vce_clock_state 881 struct pp_hwmgr *hwmgr = handle; local in function:pp_get_power_profile_mode 896 struct pp_hwmgr *hwmgr = handle; local in function:pp_set_power_profile_mode 920 struct pp_hwmgr *hwmgr = handle; local in function:pp_odn_edit_dpm_table 935 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_set_mp1_state 952 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_switch_power_profile 998 struct pp_hwmgr *hwmgr = handle; local in function:pp_set_power_limit 1030 struct pp_hwmgr *hwmgr = handle; local in function:pp_get_power_limit 1055 struct pp_hwmgr *hwmgr = handle; local in function:pp_display_configuration_change 1069 struct pp_hwmgr *hwmgr = handle; local in function:pp_get_display_power_level 1086 struct pp_hwmgr *hwmgr = handle; local in function:pp_get_current_clocks 1135 struct pp_hwmgr *hwmgr = handle; local in function:pp_get_clock_by_type 1154 struct pp_hwmgr *hwmgr = handle; local in function:pp_get_clock_by_type_with_latency 1170 struct pp_hwmgr *hwmgr = handle; local in function:pp_get_clock_by_type_with_voltage 1187 struct pp_hwmgr *hwmgr = handle; local in function:pp_set_watermarks_for_clocks_ranges 1204 struct pp_hwmgr *hwmgr = handle; local in function:pp_display_clock_voltage_request 1220 struct pp_hwmgr *hwmgr = handle; local in function:pp_get_display_mode_validation_clocks 1239 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_powergate_mmhub 1254 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_powergate_gfx 1269 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_powergate_acp 1284 struct pp_hwmgr *hwmgr = handle; local in function:pp_dpm_powergate_sdma 1330 struct pp_hwmgr *hwmgr = handle; local in function:pp_notify_smu_enable_pwe 1349 struct pp_hwmgr *hwmgr = handle; local in function:pp_enable_mgpu_fan_boost 1367 struct pp_hwmgr *hwmgr = handle; local in function:pp_set_min_deep_sleep_dcefclk 1386 struct pp_hwmgr *hwmgr = handle; local in function:pp_set_hard_min_dcefclk_by_freq 1405 struct pp_hwmgr *hwmgr = handle; local in function:pp_set_hard_min_fclk_by_freq 1424 struct pp_hwmgr *hwmgr = handle; local in function:pp_set_active_display_count 1439 struct pp_hwmgr *hwmgr = handle; local in function:pp_get_asic_baco_capability 1457 struct pp_hwmgr *hwmgr = handle; local in function:pp_get_asic_baco_state 1474 struct pp_hwmgr *hwmgr = handle; local in function:pp_set_asic_baco_state 1491 struct pp_hwmgr *hwmgr = handle; local in function:pp_get_ppfeature_status 1511 struct pp_hwmgr *hwmgr = handle; local in function:pp_set_ppfeature_status 1531 struct pp_hwmgr *hwmgr = handle; local in function:pp_asic_reset_mode_2 1551 struct pp_hwmgr *hwmgr = handle; local in function:pp_smu_i2c_bus_access 1571 struct pp_hwmgr *hwmgr = handle; local in function:pp_set_df_cstate 1588 struct pp_hwmgr *hwmgr = handle; local in function:pp_set_xgmi_pstate [all...] |