HomeSort by: relevance | last modified time | path
    Searched refs:intel_engine_mask_t (Results 1 - 23 of 23) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/i915/
i915_scheduler_types.h 71 intel_engine_mask_t semaphores;
intel_device_info.h 159 intel_engine_mask_t engine_mask; /* Engines supported by the HW */
i915_request.h 229 intel_engine_mask_t execution_mask;
i915_active.c 709 intel_engine_mask_t tmp, mask = engine->mask;
intel_device_info.c 935 BUILD_BUG_ON(BITS_PER_TYPE(intel_engine_mask_t) < I915_NUM_ENGINES);
i915_request.c 839 static intel_engine_mask_t
i915_gpu_error.c 1693 intel_engine_mask_t engines;
  /src/sys/external/bsd/drm2/dist/drm/i915/gt/
intel_reset.h 29 intel_engine_mask_t engine_mask,
35 intel_engine_mask_t stalled_mask,
55 int __intel_gt_reset(struct intel_gt *gt, intel_engine_mask_t engine_mask);
intel_reset.c 182 intel_engine_mask_t engine_mask,
211 intel_engine_mask_t engine_mask,
221 intel_engine_mask_t engine_mask,
257 static int ilk_do_reset(struct intel_gt *gt, intel_engine_mask_t engine_mask,
317 intel_engine_mask_t engine_mask,
333 intel_engine_mask_t tmp;
448 intel_engine_mask_t engine_mask,
462 intel_engine_mask_t tmp;
540 intel_engine_mask_t engine_mask,
545 intel_engine_mask_t tmp
    [all...]
intel_gt.h 52 intel_engine_mask_t engine_mask);
intel_engine_types.h 70 typedef u8 intel_engine_mask_t; typedef
71 #define ALL_ENGINES ((intel_engine_mask_t)~0ul)
287 intel_engine_mask_t mask;
320 intel_engine_mask_t saturated; /* submitting semaphores too late? */
selftest_reset.c 82 intel_engine_mask_t awake;
intel_gt.c 159 intel_engine_mask_t engine_mask)
intel_lrc.c 225 intel_engine_mask_t sibling_mask;
4825 static intel_engine_mask_t virtual_submission_mask(struct virtual_engine *ve)
4828 intel_engine_mask_t mask;
4853 intel_engine_mask_t mask;
5011 intel_engine_mask_t allowed, exec;
selftest_hangcheck.c 1018 static u32 fake_hangcheck(struct intel_gt *gt, intel_engine_mask_t mask)
  /src/sys/external/bsd/drm2/dist/drm/i915/gvt/
scheduler.h 148 intel_engine_mask_t engine_mask);
153 intel_engine_mask_t engine_mask,
166 intel_engine_mask_t engine_mask);
execlist.h 187 intel_engine_mask_t engine_mask);
execlist.c 535 intel_engine_mask_t engine_mask)
540 intel_engine_mask_t tmp;
550 intel_engine_mask_t engine_mask)
554 intel_engine_mask_t tmp;
561 intel_engine_mask_t engine_mask)
gvt.h 146 int (*init)(struct intel_vgpu *vgpu, intel_engine_mask_t engine_mask);
147 void (*clean)(struct intel_vgpu *vgpu, intel_engine_mask_t engine_mask);
148 void (*reset)(struct intel_vgpu *vgpu, intel_engine_mask_t engine_mask);
490 intel_engine_mask_t engine_mask);
vgpu.c 534 intel_engine_mask_t engine_mask)
538 intel_engine_mask_t resetting_eng = dmlr ? ALL_ENGINES : engine_mask;
scheduler.c 874 intel_engine_mask_t engine_mask)
880 intel_engine_mask_t tmp;
1184 intel_engine_mask_t engine_mask)
1314 intel_engine_mask_t engine_mask,
handlers.c 319 intel_engine_mask_t engine_mask = 0;
  /src/sys/external/bsd/drm2/dist/drm/i915/gem/
i915_gem_context.c 994 I915_SELFTEST_DECLARE(static intel_engine_mask_t context_barrier_inject_fault);
996 intel_engine_mask_t engines,

Completed in 55 milliseconds