HomeSort by: relevance | last modified time | path
    Searched refs:isDef (Results 1 - 25 of 186) sorted by relevancy

1 2 3 4 5 6 7 8

  /src/external/apache2/llvm/dist/llvm/utils/TableGen/GlobalISel/
GIMatchDag.cpp 62 if (E->getFromMO()->isDef() && !E->getToMO()->isDef())
66 if (E->getFromMO()->isDef() && !E->getToMO()->isDef())
70 if (E->getFromMO()->isDef() == E->getToMO()->isDef())
73 if (E->getFromMO()->isDef() == E->getToMO()->isDef())
75 else if (E->getFromMO()->isDef() && !E->getToMO()->isDef())
    [all...]
GIMatchDagEdge.cpp 23 return FromMO->isDef();
GIMatchDagOperands.cpp 16 Profile(ID, Idx, Name, IsDef);
20 StringRef Name, bool IsDef) {
23 ID.AddBoolean(IsDef);
26 void GIMatchDagOperandList::add(StringRef Name, unsigned Idx, bool IsDef) {
28 Operands.emplace_back(Operands.size(), Name, IsDef);
35 I.value().isDef());
46 if (I.isDef())
GIMatchDagOperands.h 48 bool IsDef;
51 GIMatchDagOperand(unsigned Idx, StringRef Name, bool IsDef)
52 : Idx(Idx), Name(Name), IsDef(IsDef) {}
56 bool isDef() const { return IsDef; }
66 bool IsDef);
95 void add(StringRef Name, unsigned Idx, bool IsDef);
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/
LiveIntervalCalc.cpp 65 if (!MO.isDef() && !MO.readsReg())
82 if (MO.isDef())
90 if (MO.isDef() && !LI.hasSubRanges())
165 if (!MO.readsReg() || (IsSubRange && MO.isDef()))
171 if (MO.isDef())
183 assert(!MO.isDef() && "Cannot handle PHI def of partial register.");
191 if (MO.isDef())
DeadMachineInstructionElim.cpp 81 if (MO.isReg() && MO.isDef()) {
161 if (MO.isReg() && MO.isDef()) {
LiveRegUnits.cpp 48 if (MOP.isDef())
67 if (!MOP.isDef() && !MOP.readsReg())
MachineStableHash.cpp 72 MO.isDef());
163 if (!HashVRegs && MO.isReg() && MO.isDef() &&
MIRCanonicalizerPass.cpp 171 if (!MO.isDef())
187 if (!MO.isDef())
354 if (!MO.isDef() && MO.isKill()) {
359 if (MO.isDef() && MO.isDead()) {
MachineInstrBundle.cpp 151 if (MO.isDef()) {
294 if (MO.isDef())
299 if (MO.isDef())
340 } else if (MO.isDef()) {
LiveRangeEdit.cpp 192 if (MO.isDef()) {
293 if (VRM && MI->getOperand(0).isReg() && MI->getOperand(0).isDef() &&
317 else if (MOI->isDef())
327 if ((MI->readsVirtualRegister(Reg) && (MI->isCopy() || MOI->isDef())) ||
332 if (MOI->isDef()) {
RenameIndependentSubregs.cpp 180 if (!MO.isDef() && !MO.readsReg())
190 Pos = MO.isDef() ? Pos.getRegSlot(MO.isEarlyClobber())
219 if (!MO.isDef() && !MO.readsReg())
224 Pos = MO.isDef() ? Pos.getRegSlot(MO.isEarlyClobber())
346 if (!MO.isDef())
LivePhysRegs.cpp 52 if (MOP.isDef())
88 if (O->isDef()) {
289 if (!MO->isReg() || !MO->isDef() || MO->isDebug())
MachineOperand.cpp 94 if (isDef())
104 if (IsDef == Val)
111 IsDef = Val;
115 IsDef = Val;
129 if (isDef())
241 void MachineOperand::ChangeToRegister(Register Reg, bool isDef, bool isImp,
254 assert(!(isDead && !isDef) && "Dead flag on non-def");
255 assert(!(isKill && isDef) && "Kill flag on def");
259 IsDef = isDef;
    [all...]
CriticalAntiDepBreaker.cpp 282 if (!MO.isDef()) continue;
361 if (RefOper->isDef() && RefOper->isEarlyClobber())
372 if (!CheckOper.isReg() || !CheckOper.isDef() ||
378 if (RefOper->isDef())
626 if (MO.isDef() && Reg != AntiDepReg)
ImplicitNullChecks.cpp 295 if (TRI->regsOverlap(RegA, RegB) && (MOA.isDef() || MOB.isDef()))
742 assert(MO.isDef() && "Expected def or use");
784 if (!MO.isReg() || !MO.isDef())
794 if (!MO.isReg() || !MO.getReg() || !MO.isDef() || MO.isDead())
VirtRegMap.cpp 560 if ((MO.readsReg() && (MO.isDef() || MO.isKill())) ||
561 (MO.isDef() && subRegLiveThrough(*MI, PhysReg)))
564 if (MO.isDef()) {
579 assert(MO.isDef());
587 if (MO.isDef()) {
  /src/external/apache2/llvm/dist/llvm/tools/llvm-exegesis/lib/
MCInstrDescView.cpp 44 bool Operand::isDef() const { return IsDef; }
46 bool Operand::isUse() const { return !IsDef; }
117 Operand.IsDef = (OpIndex < Description->getNumDefs());
135 Operand.IsDef = true;
144 Operand.IsDef = false;
175 if (Op.isDef())
179 if (Op.isDef() && Op.isImplicit())
262 if (Op.isDef())
330 if (Op.isReg() && Op.isDef() == SelectDef)
    [all...]
MCInstrDescView.h 70 bool isDef() const;
86 bool IsDef = false;
  /src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
MachineOperand.h 91 /// IsDef - True if this is a def, false if this is a use of the register.
94 unsigned IsDef : 1;
288 /// isDef. Sometimes, if the operand is printed before '=', we don't print
372 return !IsDef;
375 bool isDef() const {
377 return IsDef;
387 return IsDeadOrKill & IsDef;
392 return IsDeadOrKill & !IsDef;
501 assert(isReg() && !IsDef && "Wrong MachineOperand mutator");
507 assert(isReg() && IsDef && "Wrong MachineOperand mutator")
    [all...]
LiveRegUnits.h 59 if (O->isDef()) {
  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86FixupBWInsts.cpp 263 assert((MO.isDef() || MO.isUse()) && "Expected Def or Use only!");
265 if (MO.isDef() && TRI->isSuperRegisterEq(OrigDestReg, MO.getReg()))
339 if (Op.getReg() != (Op.isDef() ? NewDestReg : NewSrcReg))
  /src/external/apache2/llvm/dist/llvm/lib/Target/WebAssembly/Utils/
WebAssemblyUtilities.cpp 33 if (!MO.isReg() || MO.isImplicit() || !MO.isDef())
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/
RegBankSelect.cpp 154 if (MO.isDef())
175 if (MO.isDef()) {
247 assert(CurRegBank || MO.isDef());
266 if (MO.isDef())
339 assert((!MI.isPHI() || !MO.isDef()) && "Need split for phi def?");
342 if (!MO.isDef()) {
366 assert(MI.isTerminator() && MO.isDef() &&
766 bool Before = !MO.isDef();
  /src/external/apache2/llvm/dist/llvm/lib/Target/Lanai/
LanaiDelaySlotFiller.cpp 210 if (MO.isDef()) {
239 if (MO.isDef())

Completed in 38 milliseconds

1 2 3 4 5 6 7 8