HomeSort by: relevance | last modified time | path
    Searched refs:ixCG_ECLK_STATUS (Results 1 - 8 of 8) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
smu_7_0_0_d.h 44 #define ixCG_ECLK_STATUS 0xc05000b0
smu_7_0_1_d.h 44 #define ixCG_ECLK_STATUS 0xc05000b0
smu_7_1_0_d.h 44 #define ixCG_ECLK_STATUS 0xc05000b0
smu_7_1_1_d.h 44 #define ixCG_ECLK_STATUS 0xc05000b0
smu_7_1_2_d.h 44 #define ixCG_ECLK_STATUS 0xc05000b0
smu_7_1_3_d.h 45 #define ixCG_ECLK_STATUS 0xc05000b0
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_cik.c 1438 if (RREG32_SMC(ixCG_ECLK_STATUS) & CG_ECLK_STATUS__ECLK_STATUS_MASK)
1452 if (RREG32_SMC(ixCG_ECLK_STATUS) & CG_ECLK_STATUS__ECLK_STATUS_MASK)
amdgpu_vi.c 878 reg_status = ixCG_ECLK_STATUS;

Completed in 29 milliseconds