HomeSort by: relevance | last modified time | path
    Searched refs:ixCG_SPLL_FUNC_CNTL (Results 1 - 11 of 11) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
amdgpu_ci_baco.c 69 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL },
99 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL },
amdgpu_fiji_baco.c 67 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL },
88 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL },
amdgpu_polaris_baco.c 66 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL },
158 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL },
amdgpu_tonga_baco.c 67 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL },
90 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL },
amdgpu_smu7_hwmgr.c 4288 cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixCG_SPLL_FUNC_CNTL);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
smu_7_0_0_d.h 47 #define ixCG_SPLL_FUNC_CNTL 0xc0500140
smu_7_0_1_d.h 47 #define ixCG_SPLL_FUNC_CNTL 0xc0500140
smu_7_1_0_d.h 47 #define ixCG_SPLL_FUNC_CNTL 0xc0500140
smu_7_1_1_d.h 47 #define ixCG_SPLL_FUNC_CNTL 0xc0500140
smu_7_1_2_d.h 47 #define ixCG_SPLL_FUNC_CNTL 0xc0500140
smu_7_1_3_d.h 50 #define ixCG_SPLL_FUNC_CNTL 0xc0500140

Completed in 35 milliseconds