HomeSort by: relevance | last modified time | path
    Searched refs:mfdcr (Results 1 - 16 of 16) sorted by relevancy

  /src/sys/arch/powerpc/include/ibm4xx/
cpu.h 100 mfdcr(const int reg) function in typeref:typename:__always_inline uint32_t
104 __asm volatile("mfdcr %0,%1" : "=r"(val) : "K"(reg));
119 return mfdcr(DCR_CPR0_CFGDATA);
133 return mfdcr(DCR_SDR0_CFGDATA);
  /src/sys/arch/evbppc/explora/
machdep.c 66 br[0] = mfdcr(DCR_BR4);
67 br[1] = mfdcr(DCR_BR5);
68 br[2] = mfdcr(DCR_BR6);
69 br[3] = mfdcr(DCR_BR7);
  /src/sys/arch/evbppc/obs405/
obs200_autoconf.c 58 mtdcr(DCR_CPC0_CR1, mfdcr(DCR_CPC0_CR1) & ~CPC0_CR1_CETE);
obs266_autoconf.c 58 mtdcr(DCR_CPC0_CR1, mfdcr(DCR_CPC0_CR1) & ~CPC0_CR1_CETE);
obs600_autoconf.c 103 mtdcr(DCR_CPC0_CR1, mfdcr(DCR_CPC0_CR1) & ~CPC0_CR1_CETE);
obs200_machdep.c 130 pllmode = mfdcr(DCR_CPC0_PLLMR);
131 psr = mfdcr(DCR_CPC0_PSR);
  /src/sys/arch/powerpc/ibm4xx/
pic_uic.c 105 return mfdcr(DCR_EXISR);
111 return mfdcr(DCR_EXIER);
158 return mfdcr(DCR_UIC0_BASE + DCR_UIC_MSR);
164 return mfdcr(DCR_UIC0_BASE + DCR_UIC_ER);
207 return mfdcr(DCR_UIC1_BASE + DCR_UIC_MSR);
213 return mfdcr(DCR_UIC1_BASE + DCR_UIC_ER);
263 return mfdcr(DCR_UIC2_BASE + DCR_UIC_MSR);
269 return mfdcr(DCR_UIC2_BASE + DCR_UIC_ER);
  /src/sys/arch/evbppc/dht/
autoconf.c 66 mtdcr(DCR_CPC0_CR1, mfdcr(DCR_CPC0_CR1) & ~CPC0_CR1_CETE);
machdep.c 148 val = mfdcr(DCR_SDRAM0_CFGDATA);
  /src/sys/arch/evbppc/virtex/
dcr.h 84 case (addr): val = mfdcr((base) + (addr) / 4); break
idcr.h 80 #define mfidcr(addr) mfdcr(IDCR_BASE + (addr))
  /src/sys/arch/evbppc/walnut/
autoconf.c 69 mtdcr(DCR_CPC0_CR1, mfdcr(DCR_CPC0_CR1) & ~CPC0_CR1_CETE);
  /src/sys/arch/powerpc/ibm4xx/dev/
ecc_plb.c 150 esr = mfdcr(DCR_SDRAM0_CFGDATA);
153 ear = mfdcr(DCR_SDRAM0_CFGDATA);
232 esr = mfdcr(DCR_SDRAM0_CFGDATA);
270 esr = mfdcr(DCR_SDRAM0_CFGDATA);
mal.c 86 while (mfdcr(DCR_MAL0_CFG) & MAL0_CFG_SR) {
144 while ((tcei = mfdcr(DCR_MAL0_TXEOBISR))) {
160 while ((rcei = mfdcr(DCR_MAL0_RXEOBISR))) {
178 while ((txde = mfdcr(DCR_MAL0_TXDEIR))) {
196 while ((rxde = mfdcr(DCR_MAL0_RXDEIR))) {
216 esr = mfdcr(DCR_MAL0_ESR);
exb.c 89 ebc0_bNcr = mfdcr(DCR_EBC0_CFGDATA);
opb.c 318 pllmr = mfdcr(DCR_CPC0_PLLMR);

Completed in 18 milliseconds