HomeSort by: relevance | last modified time | path
    Searched refs:mg_pll_bias (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/i915/display/
intel_dpll_mgr.h 211 u32 mg_pll_bias; member in struct:intel_dpll_hw_state
intel_dpll_mgr.c 2877 pll_state->mg_pll_bias = (m2div_frac ? DKL_PLL_BIAS_FRAC_EN_H : 0) |
2928 pll_state->mg_pll_bias =
2948 pll_state->mg_pll_bias &= pll_state->mg_pll_bias_mask;
3176 hw_state->mg_pll_bias = I915_READ(MG_PLL_BIAS(tc_port));
3189 hw_state->mg_pll_bias &= hw_state->mg_pll_bias_mask;
3254 hw_state->mg_pll_bias = I915_READ(DKL_PLL_BIAS(tc_port));
3255 hw_state->mg_pll_bias &= (DKL_PLL_BIAS_FRAC_EN_H |
3390 val = I915_READ(MG_PLL_BIAS(tc_port));
3392 val |= hw_state->mg_pll_bias;
    [all...]
intel_ddi.c 1468 if (pll_state->mg_pll_bias & DKL_PLL_BIAS_FRAC_EN_H) {
1469 m2_frac = pll_state->mg_pll_bias &
intel_display.c 13696 PIPE_CONF_CHECK_X(dpll_hw_state.mg_pll_bias);
  /src/sys/external/bsd/drm2/dist/drm/i915/
i915_debugfs.c 2780 seq_printf(m, " mg_pll_bias: 0x%08x\n",
2781 pll->state.hw_state.mg_pll_bias);

Completed in 32 milliseconds