HomeSort by: relevance | last modified time | path
    Searched refs:mg_pll_ssc (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/i915/display/
intel_dpll_mgr.h 210 u32 mg_pll_ssc; member in struct:intel_dpll_hw_state
intel_dpll_mgr.c 2872 pll_state->mg_pll_ssc = DKL_PLL_SSC_IREF_NDIV_RATIO(iref_ndiv) |
2913 pll_state->mg_pll_ssc =
3174 hw_state->mg_pll_ssc = I915_READ(MG_PLL_SSC(tc_port));
3248 hw_state->mg_pll_ssc = I915_READ(DKL_PLL_SSC(tc_port));
3249 hw_state->mg_pll_ssc &= (DKL_PLL_SSC_IREF_NDIV_RATIO_MASK |
3388 I915_WRITE(MG_PLL_SSC(tc_port), hw_state->mg_pll_ssc);
3454 val |= hw_state->mg_pll_ssc;
3656 "mg_pll_frac_lock: 0x%x, mg_pll_ssc: 0x%x,
    [all...]
intel_display.c 13695 PIPE_CONF_CHECK_X(dpll_hw_state.mg_pll_ssc);
  /src/sys/external/bsd/drm2/dist/drm/i915/
i915_debugfs.c 2778 seq_printf(m, " mg_pll_ssc: 0x%08x\n",
2779 pll->state.hw_state.mg_pll_ssc);

Completed in 78 milliseconds