HomeSort by: relevance | last modified time | path
    Searched refs:min_bpp (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/
dc_dsc.h 66 const uint32_t min_bpp,
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dsc/
amdgpu_dc_dsc.c 332 /* Get DSC bandwidth range based on [min_bpp, max_bpp] target bitrate range, and timing's pixel clock
336 const uint32_t min_bpp,
355 range->min_kbps = dsc_div_by_10_round_up(min_bpp * timing->pix_clk_100hz);
356 range->min_target_bpp_x16 = min_bpp * 16;
878 /* If DSC is possbile, get DSC bandwidth range based on [min_bpp, max_bpp] target bitrate range and
885 const uint32_t min_bpp,
906 get_dsc_bandwidth_range(min_bpp, max_bpp, &dsc_common_caps, timing, range);
  /src/sys/external/bsd/drm2/dist/drm/i915/display/
intel_dp.h 36 int min_bpp, max_bpp; member in struct:link_config_limits
intel_dp_mst.c 65 for (bpp = limits->max_bpp; bpp >= limits->min_bpp; bpp -= 2 * 3) {
182 limits.min_bpp = intel_dp_min_bpp(pipe_config);
intel_dp.c 1967 limits->min_bpp = limits->max_bpp = bpp;
2016 for (bpp = limits->max_bpp; bpp >= limits->min_bpp; bpp -= 2 * 3) {
2252 limits.min_bpp = intel_dp_min_bpp(pipe_config);

Completed in 56 milliseconds