HomeSort by: relevance | last modified time | path
    Searched refs:miss (Results 1 - 19 of 19) sorted by relevancy

  /src/lib/libc/db/btree/
bt_put.c 287 goto miss;
291 goto miss;
293 goto miss;
295 goto miss;
299 goto miss;
301 goto miss;
303 goto miss;
312 miss:
  /src/usr.sbin/mtree/
verify.c 63 static void miss(NODE *, char *);
73 miss(root, path);
179 miss(NODE *p, char *tail) function in typeref:typename:void
283 miss(p->child, tp + 1);
  /src/sys/uvm/
uvm_stat.c 154 UVM_RA_EVCNT_DEFINE(miss);
  /src/games/hack/
hack.zap.c 103 miss("wand", mtmp);
370 miss(const char *str, struct monst *mtmp) function in typeref:typename:void
577 miss(fltxt, mon);
hack.do.c 439 miss(objects[obj->otyp].oc_name, mon);
450 miss("iron ball", mon);
456 pline("You miss %s.", monnam(mon));
458 pline("You miss it.");
extern.h 526 void miss(const char *, struct monst *);
  /src/sys/arch/sh3/sh3/
exception_vector.S 163 * TLB miss vector. We run through the fast path first, checking if
182 !! r5: { VPN, ASID } that caused the miss
321 * TLB miss vector. We run through the fast path first, checking if
340 !! r5: { VPN, ASID } that caused the miss
  /src/usr.bin/netstat/
vtw.c 247 printf("\t\t%" PRIu64 " miss\n", stats.miss[0]);
256 printf("\t\t%" PRIu64 " miss\n", stats.miss[1]);
  /src/sys/netinet/
tcp_vtw.h 36 * amount of information available within a cache line. Cache miss is
84 * to the data element in question. We save cache miss penalty and
290 uint64_t miss[2]; /* <! lookups that miss */ member in struct:vtw_stats
291 uint64_t probe[2]; /* <! hits+miss */
tcp_vtw.c 912 ++vtw_stats.miss[which];
1009 ++vtw_stats.miss[which];
1122 ++vtw_stats.miss[1];
1250 ++vtw_stats.miss[1];
  /src/usr.bin/make/
str.c 163 /* Don't miss "" or '' */
  /src/sys/net/
route.c 561 goto miss;
565 goto miss;
568 goto miss;
575 goto miss;
595 miss:
2185 goto miss;
2189 goto miss;
2195 goto miss;
2203 miss:
  /src/sys/kern/
vfs_cache.c 324 SDT_PROBE_DEFINE3(vfs, namecache, lookup, miss, "struct vnode *",
575 SDT_PROBE(vfs, namecache, lookup, miss, dvp,
751 SDT_PROBE(vfs, namecache, lookup, miss, dvp,
792 * Returns 0 on success, -1 on cache miss, positive errno on failure.
  /src/usr.bin/mail/
lex.c 606 /* XXX - Don't miss the pipe command! */
  /src/sys/arch/sparc64/sparc64/
locore.s 661 VTRAP(T_TEXTFAULT, textfault) ! 009 = instr access MMU miss
680 UTRAP(0x031) ! 031 = data MMU miss -- no MMU
712 ufast_IMMU_miss: ! 064 = fast instr access MMU miss
729 ufast_DMMU_miss: ! 068 = fast data access MMU miss
871 VTRAP(T_TEXTFAULT, textfault) ! 009 = instr access MMU miss -- no MMU
891 UTRAP(0x031) ! 031 = data MMU miss -- no MMU
923 kfast_IMMU_miss: ! 064 = fast instr access MMU miss
940 kfast_DMMU_miss: ! 068 = fast data access MMU miss
1095 VTRAP(T_TEXTFAULT, sun4v_tl0_itsb_miss) ! 0x009 - inst MMU miss
1099 VTRAP(T_DATA_MMU_MISS, sun4v_dtsb_miss) ! 0x031 = data MMU miss
    [all...]
  /src/sys/arch/mips/mips/
mipsX_subr.S 320 * the CPU jumps in response to an exception or a TLB miss.
361 * Vector code for the TLB-miss exception vector 0x80000000
526 * Vector code for the XTLB-miss exception vector 0x80000080 on an r4000.
675 * mipsN_kern_gen_exception, when the UTLB miss handler couldn't
2975 1: sd zero, 0(a0) # try to miss cache first
3031 PTR_WORD _C_LABEL(MIPSX(kern_tlb_invalid_exception)) # 2 TLB miss (LW/I-fetch)
3032 PTR_WORD _C_LABEL(MIPSX(kern_tlb_invalid_exception)) # 3 TLB miss (SW)
3034 PTR_WORD _C_LABEL(MIPSX(kern_gen_exception)) # 2 TLB miss (LW/I-fetch)
3035 PTR_WORD _C_LABEL(MIPSX(kern_gen_exception)) # 3 TLB miss (SW)
locore.S 829 1: REG_S zero, (0*SZREG)(a0) # try to miss cache first
locore_mips1.S 133 * Handles any exceptions other than reset and UTLB miss. This routine
171 * mipsN_kern_gen_exception, when the UTLB miss handler couldn't
1004 * Handle a TLB miss exception from kernel mode in kernel space.
1712 PTR_WORD _C_LABEL(MIPSX(kern_tlb_miss)) # 2 TLB miss (LW/I-fetch)
1713 PTR_WORD _C_LABEL(MIPSX(kern_tlb_miss)) # 3 TLB miss (SW)
  /src/sys/dev/pci/
if_iwn.c 2605 struct iwn_beacon_missed *miss = local in function:iwn_notif_intr
2609 sizeof (*miss), BUS_DMASYNC_POSTREAD);
2615 le32toh(miss->consecutive), le32toh(miss->total)));
2617 le32toh(miss->consecutive) > 5)

Completed in 30 milliseconds