HomeSort by: relevance | last modified time | path
    Searched refs:mmATC_L2_CACHE_4K_DSM_CNTL (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_9_4_1_offset.h 238 #define mmATC_L2_CACHE_4K_DSM_CNTL 0x0810
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_gfx_v9_4.c 794 data = RREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_DSM_CNTL);
953 RREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_DSM_CNTL);

Completed in 25 milliseconds