HomeSort by: relevance | last modified time | path
    Searched refs:mmBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_CNTL (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_nbio_v6_1.c 115 WREG32_SOC15(NBIO, 0, mmBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_CNTL, tmp);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbio/
nbio_6_1_offset.h 2592 #define mmBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_CNTL 0x00f5

Completed in 82 milliseconds