HomeSort by: relevance | last modified time | path
    Searched refs:mmCGTS_CU10_SP1_CTRL_REG (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
gfx_7_0_d.h 1540 #define mmCGTS_CU10_SP1_CTRL_REG 0xf03d
gfx_7_2_d.h 1561 #define mmCGTS_CU10_SP1_CTRL_REG 0xf03d
gfx_8_0_d.h 1754 #define mmCGTS_CU10_SP1_CTRL_REG 0xf03d
gfx_8_1_d.h 1722 #define mmCGTS_CU10_SP1_CTRL_REG 0xf03d
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_9_0_offset.h 6416 #define mmCGTS_CU10_SP1_CTRL_REG 0x503d
gc_9_1_offset.h 6638 #define mmCGTS_CU10_SP1_CTRL_REG 0x503d
gc_9_2_1_offset.h 6650 #define mmCGTS_CU10_SP1_CTRL_REG 0x503d

Completed in 93 milliseconds