HomeSort by: relevance | last modified time | path
    Searched refs:mmCGTS_CU15_SP0_CTRL_REG (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
gfx_7_0_d.h 1562 #define mmCGTS_CU15_SP0_CTRL_REG 0xf053
gfx_7_2_d.h 1583 #define mmCGTS_CU15_SP0_CTRL_REG 0xf053
gfx_8_0_d.h 1776 #define mmCGTS_CU15_SP0_CTRL_REG 0xf053
gfx_8_1_d.h 1744 #define mmCGTS_CU15_SP0_CTRL_REG 0xf053
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_9_0_offset.h 6460 #define mmCGTS_CU15_SP0_CTRL_REG 0x5053
gc_9_1_offset.h 6682 #define mmCGTS_CU15_SP0_CTRL_REG 0x5053
gc_9_2_1_offset.h 6694 #define mmCGTS_CU15_SP0_CTRL_REG 0x5053

Completed in 91 milliseconds