HomeSort by: relevance | last modified time | path
    Searched refs:mmCP_ME1_PIPE1_INT_CNTL (Results 1 - 12 of 12) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
gfx_7_0_d.h 268 #define mmCP_ME1_PIPE1_INT_CNTL 0x3086
gfx_7_2_d.h 270 #define mmCP_ME1_PIPE1_INT_CNTL 0x3086
gfx_8_0_d.h 301 #define mmCP_ME1_PIPE1_INT_CNTL 0x3086
gfx_8_1_d.h 301 #define mmCP_ME1_PIPE1_INT_CNTL 0x3086
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_gfx_v10_0.c 4870 mec_int_cntl_reg = SOC15_REG_OFFSET(GC, 0, mmCP_ME1_PIPE1_INT_CNTL);
amdgpu_gfx_v7_0.c 4750 mec_int_cntl_reg = mmCP_ME1_PIPE1_INT_CNTL;
amdgpu_gfx_v8_0.c 6535 mec_int_cntl_reg = mmCP_ME1_PIPE1_INT_CNTL;
amdgpu_gfx_v9_0.c 5412 mec_int_cntl_reg = SOC15_REG_OFFSET(GC, 0, mmCP_ME1_PIPE1_INT_CNTL);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_9_0_offset.h 2500 #define mmCP_ME1_PIPE1_INT_CNTL 0x1086
gc_9_1_offset.h 2774 #define mmCP_ME1_PIPE1_INT_CNTL 0x1086
gc_9_2_1_offset.h 2710 #define mmCP_ME1_PIPE1_INT_CNTL 0x1086
gc_10_1_0_offset.h 4840 #define mmCP_ME1_PIPE1_INT_CNTL 0x1e26
    [all...]

Completed in 131 milliseconds