HomeSort by: relevance | last modified time | path
    Searched refs:mmCP_MES_CNTL (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_mes_v10_1.c 197 data = RREG32_SOC15(GC, 0, mmCP_MES_CNTL);
199 WREG32_SOC15(GC, 0, mmCP_MES_CNTL, data);
213 WREG32_SOC15(GC, 0, mmCP_MES_CNTL, data);
215 data = RREG32_SOC15(GC, 0, mmCP_MES_CNTL);
221 WREG32_SOC15(GC, 0, mmCP_MES_CNTL, data);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_10_1_0_offset.h 7656 #define mmCP_MES_CNTL 0x2807
    [all...]

Completed in 42 milliseconds