HomeSort by: relevance | last modified time | path
    Searched refs:mmCP_RB_VMID (Results 1 - 13 of 13) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
gfx_6_0_d.h 521 #define mmCP_RB_VMID 0x3051
gfx_7_0_d.h 241 #define mmCP_RB_VMID 0x3051
gfx_7_2_d.h 241 #define mmCP_RB_VMID 0x3051
gfx_8_0_d.h 265 #define mmCP_RB_VMID 0x3051
gfx_8_1_d.h 266 #define mmCP_RB_VMID 0x3051
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_gfx_v10_0.c 2782 WREG32_SOC15(GC, 0, mmCP_RB_VMID, 0);
amdgpu_gfx_v7_0.c 2623 WREG32(mmCP_RB_VMID, 0);
amdgpu_gfx_v8_0.c 4277 WREG32(mmCP_RB_VMID, 0);
amdgpu_gfx_v9_0.c 3187 WREG32_SOC15(GC, 0, mmCP_RB_VMID, 0);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_9_0_offset.h 2411 #define mmCP_RB_VMID 0x1051
gc_9_1_offset.h 2688 #define mmCP_RB_VMID 0x1051
gc_9_2_1_offset.h 2626 #define mmCP_RB_VMID 0x1051
gc_10_1_0_offset.h 4754 #define mmCP_RB_VMID 0x1df1
    [all...]

Completed in 313 milliseconds