HomeSort by: relevance | last modified time | path
    Searched refs:mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce120/
amdgpu_dce120_timing_generator.c 951 dm_write_reg_soc15(ctx, mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS, tg110->offsets.crtc, 0);
1094 dm_write_reg_soc15(ctx, mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS, tg110->offsets.crtc, value);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
dce_6_0_d.h 548 #define mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS 0x1BBB
dce_8_0_d.h 539 #define mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS 0x1bbb
dce_10_0_d.h 623 #define mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS 0x1bbb
dce_11_0_d.h 521 #define mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS 0x1bbb
dce_11_2_d.h 528 #define mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS 0x1bbb
dce_12_0_offset.h 4172 #define mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS 0x070c
    [all...]

Completed in 315 milliseconds