HomeSort by: relevance | last modified time | path
    Searched refs:mmCRTC5_CRTC_GSL_CONTROL (Results 1 - 10 of 10) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce80/
amdgpu_dce80_hw_sequencer.c 65 .crtc = (mmCRTC5_CRTC_GSL_CONTROL - mmCRTC_GSL_CONTROL),
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce100/
amdgpu_dce100_hw_sequencer.c 65 .crtc = (mmCRTC5_CRTC_GSL_CONTROL - mmCRTC_GSL_CONTROL),
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce112/
amdgpu_dce112_hw_sequencer.c 64 .crtc = (mmCRTC5_CRTC_GSL_CONTROL - mmCRTC_GSL_CONTROL),
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce120/
amdgpu_dce120_hw_sequencer.c 75 .crtc = (mmCRTC5_CRTC_GSL_CONTROL - mmCRTC0_CRTC_GSL_CONTROL),
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
dce_6_0_d.h 897 #define mmCRTC5_CRTC_GSL_CONTROL 0x4A7B
dce_8_0_d.h 859 #define mmCRTC5_CRTC_GSL_CONTROL 0x4a7b
dce_10_0_d.h 988 #define mmCRTC5_CRTC_GSL_CONTROL 0x457b
dce_11_0_d.h 799 #define mmCRTC5_CRTC_GSL_CONTROL 0x457b
dce_11_2_d.h 848 #define mmCRTC5_CRTC_GSL_CONTROL 0x457b
dce_12_0_offset.h 8152 #define mmCRTC5_CRTC_GSL_CONTROL 0x113a
    [all...]

Completed in 256 milliseconds